java -Xmx6000000000 -jar ./plugins/org.eclipse.equinox.launcher_1.3.100.v20150511-1540.jar -data ./data --generate-csv --csv-dir ../../../releaseScripts/default/UAutomizer-linux/csv --cacsl2boogietranslator.bitprecise.bitfields false -tc ../../../trunk/examples/toolchains/AutomizerC.xml -s ../../../trunk/examples/settings/cade18-smtinterpol/svcomp-DerefFreeMemtrack-32bit-Automizer_Camel.epf -i ../../../trunk/examples/svcomp/memsafety/lockfree-3.0_true-valid-memsafety.i -------------------------------------------------------------------------------- This is Ultimate 0.1.23-408c70d-m [2018-04-12 12:05:28,604 INFO L170 SettingsManager]: Resetting all preferences to default values... [2018-04-12 12:05:28,606 INFO L174 SettingsManager]: Resetting UltimateCore preferences to default values [2018-04-12 12:05:28,618 INFO L177 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2018-04-12 12:05:28,618 INFO L174 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2018-04-12 12:05:28,619 INFO L174 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2018-04-12 12:05:28,620 INFO L174 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2018-04-12 12:05:28,622 INFO L174 SettingsManager]: Resetting LassoRanker preferences to default values [2018-04-12 12:05:28,623 INFO L174 SettingsManager]: Resetting Reaching Definitions preferences to default values [2018-04-12 12:05:28,624 INFO L174 SettingsManager]: Resetting SyntaxChecker preferences to default values [2018-04-12 12:05:28,625 INFO L177 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2018-04-12 12:05:28,625 INFO L174 SettingsManager]: Resetting LTL2Aut preferences to default values [2018-04-12 12:05:28,626 INFO L174 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2018-04-12 12:05:28,627 INFO L174 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2018-04-12 12:05:28,628 INFO L174 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2018-04-12 12:05:28,629 INFO L174 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2018-04-12 12:05:28,631 INFO L174 SettingsManager]: Resetting CodeCheck preferences to default values [2018-04-12 12:05:28,632 INFO L174 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2018-04-12 12:05:28,633 INFO L174 SettingsManager]: Resetting RCFGBuilder preferences to default values [2018-04-12 12:05:28,634 INFO L174 SettingsManager]: Resetting TraceAbstraction preferences to default values [2018-04-12 12:05:28,636 INFO L177 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2018-04-12 12:05:28,636 INFO L177 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2018-04-12 12:05:28,636 INFO L174 SettingsManager]: Resetting IcfgTransformer preferences to default values [2018-04-12 12:05:28,637 INFO L174 SettingsManager]: Resetting Boogie Printer preferences to default values [2018-04-12 12:05:28,637 INFO L174 SettingsManager]: Resetting Witness Printer preferences to default values [2018-04-12 12:05:28,638 INFO L177 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2018-04-12 12:05:28,638 INFO L174 SettingsManager]: Resetting CDTParser preferences to default values [2018-04-12 12:05:28,639 INFO L174 SettingsManager]: Resetting PEA to Boogie preferences to default values [2018-04-12 12:05:28,640 INFO L177 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2018-04-12 12:05:28,640 INFO L174 SettingsManager]: Resetting Witness Parser preferences to default values [2018-04-12 12:05:28,640 INFO L181 SettingsManager]: Finished resetting all preferences to default values... [2018-04-12 12:05:28,641 INFO L98 SettingsManager]: Beginning loading settings from /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/settings/cade18-smtinterpol/svcomp-DerefFreeMemtrack-32bit-Automizer_Camel.epf [2018-04-12 12:05:28,650 INFO L110 SettingsManager]: Loading preferences was successful [2018-04-12 12:05:28,650 INFO L112 SettingsManager]: Preferences different from defaults after loading the file: [2018-04-12 12:05:28,651 INFO L131 SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults: [2018-04-12 12:05:28,651 INFO L133 SettingsManager]: * Create parallel compositions if possible=false [2018-04-12 12:05:28,651 INFO L133 SettingsManager]: * Use SBE=true [2018-04-12 12:05:28,652 INFO L131 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2018-04-12 12:05:28,652 INFO L133 SettingsManager]: * sizeof long=4 [2018-04-12 12:05:28,652 INFO L133 SettingsManager]: * Check unreachability of error function in SV-COMP mode=false [2018-04-12 12:05:28,652 INFO L133 SettingsManager]: * Overapproximate operations on floating types=true [2018-04-12 12:05:28,652 INFO L133 SettingsManager]: * sizeof POINTER=4 [2018-04-12 12:05:28,652 INFO L133 SettingsManager]: * Check division by zero=IGNORE [2018-04-12 12:05:28,653 INFO L133 SettingsManager]: * Check for the main procedure if all allocated memory was freed=true [2018-04-12 12:05:28,653 INFO L133 SettingsManager]: * Bitprecise bitfields=true [2018-04-12 12:05:28,653 INFO L133 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2018-04-12 12:05:28,653 INFO L133 SettingsManager]: * sizeof long double=12 [2018-04-12 12:05:28,653 INFO L131 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2018-04-12 12:05:28,653 INFO L133 SettingsManager]: * Size of a code block=SequenceOfStatements [2018-04-12 12:05:28,653 INFO L133 SettingsManager]: * To the following directory=./dump/ [2018-04-12 12:05:28,654 INFO L133 SettingsManager]: * SMT solver=External_DefaultMode [2018-04-12 12:05:28,654 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-04-12 12:05:28,654 INFO L131 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2018-04-12 12:05:28,654 INFO L133 SettingsManager]: * Interpolant automaton=TWOTRACK [2018-04-12 12:05:28,654 INFO L133 SettingsManager]: * Compute Interpolants along a Counterexample=FPandBP [2018-04-12 12:05:28,654 INFO L133 SettingsManager]: * Trace refinement strategy=CAMEL Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Bitprecise bitfields -> false [2018-04-12 12:05:28,683 INFO L81 nceAwareModelManager]: Repository-Root is: /tmp [2018-04-12 12:05:28,694 INFO L266 ainManager$Toolchain]: [Toolchain 1]: Parser(s) successfully (re)initialized [2018-04-12 12:05:28,697 INFO L222 ainManager$Toolchain]: [Toolchain 1]: Toolchain data selected. [2018-04-12 12:05:28,698 INFO L271 PluginConnector]: Initializing CDTParser... [2018-04-12 12:05:28,698 INFO L276 PluginConnector]: CDTParser initialized [2018-04-12 12:05:28,699 INFO L431 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/svcomp/memsafety/lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,014 INFO L225 CDTParser]: Created temporary CDT project at /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/data/FLAG7472d97ed [2018-04-12 12:05:29,144 INFO L287 CDTParser]: IsIndexed: true [2018-04-12 12:05:29,144 INFO L288 CDTParser]: Found 1 translation units. [2018-04-12 12:05:29,144 INFO L168 CDTParser]: Scanning lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,152 INFO L210 ultiparseSymbolTable]: Include resolver: [2018-04-12 12:05:29,152 INFO L215 ultiparseSymbolTable]: [2018-04-12 12:05:29,152 INFO L218 ultiparseSymbolTable]: Function table: [2018-04-12 12:05:29,152 INFO L221 ultiparseSymbolTable]: Function definition of __U_MULTI_flockfree_____true_valid_memsafety_i__pop ('pop') in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,152 INFO L221 ultiparseSymbolTable]: Function definition of __U_MULTI_flockfree_____true_valid_memsafety_i__push ('push') in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,153 INFO L221 ultiparseSymbolTable]: Function definition of null ('main') in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,153 INFO L227 ultiparseSymbolTable]: Global variable table: [2018-04-12 12:05:29,153 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____off64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,153 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____qaddr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,153 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____blksize_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,153 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__blksize_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,153 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____caddr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,153 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__fd_set in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__sigset_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____rlim64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_quad_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__garbage in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____u_char in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____int32_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__ulong in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__mode_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pc1 in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,154 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_rwlockattr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__fsblkcnt_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__clock_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__daddr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____u_short in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____id_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pc4 in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__key_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____dev_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,155 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_int32_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_barrier_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____u_quad_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_long in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__size_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____ino_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____pid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____intptr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_mutexattr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____mode_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,156 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____gid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____timer_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____sigset_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_int in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__gid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____fsid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__caddr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____quad_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_short in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__div_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____suseconds_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____u_long in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_spinlock_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____rlim_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____int16_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,157 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____uint32_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__uid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_cond_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____socklen_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____pthread_list_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__lldiv_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__int16_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_int16_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__blkcnt_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_char in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__off_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____clockid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__quad_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____sig_atomic_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_attr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____uid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____int64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_once_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__wchar_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____uint64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,158 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__uint in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__ssize_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__nlink_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__loff_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____fsblkcnt64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____nlink_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____daddr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____clock_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____blkcnt64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_condattr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__int32_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__suseconds_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,159 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____ssize_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_int8_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____fd_mask in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__fsid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__timer_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__clockid_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____loff_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____int8_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____off_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__fd_mask in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__fsfilcnt_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____WAIT_STATUS in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_mutex_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,160 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__ino_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____uint16_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__int64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____fsfilcnt_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__ushort in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____ino64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____time_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__int8_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__u_int64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____key_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__time_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__S in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,161 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____uint8_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__ldiv_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__register_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__id_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____swblk_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____useconds_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____fsfilcnt64_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__dev_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_rwlock_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____blkcnt_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_barrierattr_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,162 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____u_int in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,163 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i____fsblkcnt_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,163 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_flockfree_____true_valid_memsafety_i__pthread_key_t in lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,175 INFO L330 CDTParser]: Deleted temporary CDT project at /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/data/FLAG7472d97ed [2018-04-12 12:05:29,178 INFO L304 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2018-04-12 12:05:29,179 INFO L131 ToolchainWalker]: Walking toolchain with 4 elements. [2018-04-12 12:05:29,179 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2018-04-12 12:05:29,180 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2018-04-12 12:05:29,183 INFO L276 PluginConnector]: CACSL2BoogieTranslator initialized [2018-04-12 12:05:29,183 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,185 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@430cde96 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29, skipping insertion in model container [2018-04-12 12:05:29,185 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,197 INFO L167 Dispatcher]: Using SV-COMP mode [2018-04-12 12:05:29,224 INFO L167 Dispatcher]: Using SV-COMP mode [2018-04-12 12:05:29,355 INFO L175 PostProcessor]: Settings: Checked method=main [2018-04-12 12:05:29,389 INFO L175 PostProcessor]: Settings: Checked method=main [2018-04-12 12:05:29,396 INFO L100 SccComputation]: Graph consists of 0 InCaSumBalls and 115 non ball SCCs. Number of states in SCCs 115. [2018-04-12 12:05:29,438 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29 WrapperNode [2018-04-12 12:05:29,438 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2018-04-12 12:05:29,439 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2018-04-12 12:05:29,439 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2018-04-12 12:05:29,439 INFO L276 PluginConnector]: Boogie Preprocessor initialized [2018-04-12 12:05:29,450 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,450 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,461 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,462 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,469 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,474 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,476 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (1/1) ... [2018-04-12 12:05:29,480 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2018-04-12 12:05:29,480 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2018-04-12 12:05:29,480 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2018-04-12 12:05:29,480 INFO L276 PluginConnector]: RCFGBuilder initialized [2018-04-12 12:05:29,481 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (1/1) ... No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-04-12 12:05:29,556 INFO L136 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2018-04-12 12:05:29,556 INFO L136 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2018-04-12 12:05:29,556 INFO L136 BoogieDeclarations]: Found implementation of procedure __U_MULTI_flockfree_____true_valid_memsafety_i__push [2018-04-12 12:05:29,556 INFO L136 BoogieDeclarations]: Found implementation of procedure __U_MULTI_flockfree_____true_valid_memsafety_i__pop [2018-04-12 12:05:29,556 INFO L136 BoogieDeclarations]: Found implementation of procedure main [2018-04-12 12:05:29,556 INFO L128 BoogieDeclarations]: Found specification of procedure __VERIFIER_error [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure __ctype_get_mb_cur_max [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure atof [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure atoi [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure atol [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure atoll [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure strtod [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure strtof [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure strtold [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure strtol [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure strtoul [2018-04-12 12:05:29,557 INFO L128 BoogieDeclarations]: Found specification of procedure strtoq [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure strtouq [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure strtoll [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure strtoull [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure l64a [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure a64l [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure select [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure pselect [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure gnu_dev_major [2018-04-12 12:05:29,558 INFO L128 BoogieDeclarations]: Found specification of procedure gnu_dev_minor [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure gnu_dev_makedev [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure random [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure srandom [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure initstate [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure setstate [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure random_r [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure srandom_r [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure initstate_r [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure setstate_r [2018-04-12 12:05:29,559 INFO L128 BoogieDeclarations]: Found specification of procedure rand [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure srand [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure rand_r [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure drand48 [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure erand48 [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure lrand48 [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure nrand48 [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure mrand48 [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure jrand48 [2018-04-12 12:05:29,560 INFO L128 BoogieDeclarations]: Found specification of procedure srand48 [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure seed48 [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure lcong48 [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure drand48_r [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure erand48_r [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure lrand48_r [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure nrand48_r [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure mrand48_r [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure jrand48_r [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure srand48_r [2018-04-12 12:05:29,561 INFO L128 BoogieDeclarations]: Found specification of procedure seed48_r [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure lcong48_r [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure malloc [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure calloc [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure realloc [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure free [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure cfree [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure alloca [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure valloc [2018-04-12 12:05:29,562 INFO L128 BoogieDeclarations]: Found specification of procedure posix_memalign [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure abort [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure atexit [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure on_exit [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure exit [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure _Exit [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure getenv [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure __secure_getenv [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure putenv [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure setenv [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure unsetenv [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure clearenv [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure mktemp [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure mkstemp [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure mkstemps [2018-04-12 12:05:29,563 INFO L128 BoogieDeclarations]: Found specification of procedure mkdtemp [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure system [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure realpath [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure bsearch [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure qsort [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure abs [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure labs [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure llabs [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure div [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure ldiv [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure lldiv [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure ecvt [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure fcvt [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure gcvt [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure qecvt [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure qfcvt [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure qgcvt [2018-04-12 12:05:29,564 INFO L128 BoogieDeclarations]: Found specification of procedure ecvt_r [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure fcvt_r [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure qecvt_r [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure qfcvt_r [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure mblen [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure mbtowc [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure wctomb [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure mbstowcs [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure wcstombs [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure rpmatch [2018-04-12 12:05:29,565 INFO L128 BoogieDeclarations]: Found specification of procedure getsubopt [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure getloadavg [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_int [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure __U_MULTI_flockfree_____true_valid_memsafety_i__push [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure #Ultimate.alloc [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure write~int [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure write~$Pointer$ [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure __U_MULTI_flockfree_____true_valid_memsafety_i__pop [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure read~$Pointer$ [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure read~int [2018-04-12 12:05:29,566 INFO L128 BoogieDeclarations]: Found specification of procedure main [2018-04-12 12:05:29,567 INFO L128 BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc [2018-04-12 12:05:29,567 INFO L128 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2018-04-12 12:05:29,567 INFO L128 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2018-04-12 12:05:29,567 INFO L128 BoogieDeclarations]: Found specification of procedure write~unchecked~int [2018-04-12 12:05:29,883 INFO L259 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2018-04-12 12:05:29,883 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 12.04 12:05:29 BoogieIcfgContainer [2018-04-12 12:05:29,884 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2018-04-12 12:05:29,884 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2018-04-12 12:05:29,884 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2018-04-12 12:05:29,886 INFO L276 PluginConnector]: TraceAbstraction initialized [2018-04-12 12:05:29,886 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 12.04 12:05:29" (1/3) ... [2018-04-12 12:05:29,887 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@36e2b7b0 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 12.04 12:05:29, skipping insertion in model container [2018-04-12 12:05:29,887 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 12:05:29" (2/3) ... [2018-04-12 12:05:29,887 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@36e2b7b0 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 12.04 12:05:29, skipping insertion in model container [2018-04-12 12:05:29,887 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 12.04 12:05:29" (3/3) ... [2018-04-12 12:05:29,888 INFO L107 eAbstractionObserver]: Analyzing ICFG lockfree-3.0_true-valid-memsafety.i [2018-04-12 12:05:29,893 INFO L131 ceAbstractionStarter]: Automizer settings: Hoare:false NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION [2018-04-12 12:05:29,898 INFO L143 ceAbstractionStarter]: Appying trace abstraction to program that has 19 error locations. [2018-04-12 12:05:29,920 INFO L128 ementStrategyFactory]: Using default assertion order modulation [2018-04-12 12:05:29,920 INFO L369 AbstractCegarLoop]: Interprodecural is true [2018-04-12 12:05:29,920 INFO L370 AbstractCegarLoop]: Hoare is false [2018-04-12 12:05:29,920 INFO L371 AbstractCegarLoop]: Compute interpolants for FPandBP [2018-04-12 12:05:29,921 INFO L372 AbstractCegarLoop]: Backedges is TWOTRACK [2018-04-12 12:05:29,921 INFO L373 AbstractCegarLoop]: Determinization is PREDICATE_ABSTRACTION [2018-04-12 12:05:29,921 INFO L374 AbstractCegarLoop]: Difference is false [2018-04-12 12:05:29,921 INFO L375 AbstractCegarLoop]: Minimize is MINIMIZE_SEVPA [2018-04-12 12:05:29,921 INFO L380 AbstractCegarLoop]: ======== Iteration 0==of CEGAR loop == AllErrorsAtOnce======== [2018-04-12 12:05:29,921 INFO L87 2NestedWordAutomaton]: Mode: main mode - execution starts in main procedure [2018-04-12 12:05:29,929 INFO L276 IsEmpty]: Start isEmpty. Operand 78 states. [2018-04-12 12:05:29,934 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 10 [2018-04-12 12:05:29,934 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:29,935 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:29,935 INFO L408 AbstractCegarLoop]: === Iteration 1 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:29,938 INFO L82 PathProgramCache]: Analyzing trace with hash -1827855978, now seen corresponding path program 1 times [2018-04-12 12:05:29,938 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:29,939 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:29,965 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:29,965 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:29,965 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:29,993 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:29,998 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,020 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,022 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:30,022 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [2] imperfect sequences [] total 2 [2018-04-12 12:05:30,023 INFO L442 AbstractCegarLoop]: Interpolant automaton has 2 states [2018-04-12 12:05:30,030 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 2 interpolants. [2018-04-12 12:05:30,031 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=1, Invalid=1, Unknown=0, NotChecked=0, Total=2 [2018-04-12 12:05:30,032 INFO L87 Difference]: Start difference. First operand 78 states. Second operand 2 states. [2018-04-12 12:05:30,048 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:30,048 INFO L93 Difference]: Finished difference Result 78 states and 95 transitions. [2018-04-12 12:05:30,048 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 2 states. [2018-04-12 12:05:30,049 INFO L78 Accepts]: Start accepts. Automaton has 2 states. Word has length 9 [2018-04-12 12:05:30,050 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:30,059 INFO L225 Difference]: With dead ends: 78 [2018-04-12 12:05:30,060 INFO L226 Difference]: Without dead ends: 75 [2018-04-12 12:05:30,061 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 2 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 0 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=1, Invalid=1, Unknown=0, NotChecked=0, Total=2 [2018-04-12 12:05:30,071 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 75 states. [2018-04-12 12:05:30,083 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 75 to 75. [2018-04-12 12:05:30,084 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 75 states. [2018-04-12 12:05:30,086 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 75 states to 75 states and 92 transitions. [2018-04-12 12:05:30,087 INFO L78 Accepts]: Start accepts. Automaton has 75 states and 92 transitions. Word has length 9 [2018-04-12 12:05:30,087 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:30,087 INFO L459 AbstractCegarLoop]: Abstraction has 75 states and 92 transitions. [2018-04-12 12:05:30,087 INFO L460 AbstractCegarLoop]: Interpolant automaton has 2 states. [2018-04-12 12:05:30,087 INFO L276 IsEmpty]: Start isEmpty. Operand 75 states and 92 transitions. [2018-04-12 12:05:30,088 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 13 [2018-04-12 12:05:30,088 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:30,088 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:30,088 INFO L408 AbstractCegarLoop]: === Iteration 2 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:30,088 INFO L82 PathProgramCache]: Analyzing trace with hash 2024262411, now seen corresponding path program 1 times [2018-04-12 12:05:30,088 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:30,089 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:30,089 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,089 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,090 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,107 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,108 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,136 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,136 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:30,136 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-04-12 12:05:30,137 INFO L442 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-04-12 12:05:30,137 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-04-12 12:05:30,138 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-04-12 12:05:30,138 INFO L87 Difference]: Start difference. First operand 75 states and 92 transitions. Second operand 3 states. [2018-04-12 12:05:30,159 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:30,159 INFO L93 Difference]: Finished difference Result 76 states and 93 transitions. [2018-04-12 12:05:30,159 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-04-12 12:05:30,160 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 12 [2018-04-12 12:05:30,160 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:30,161 INFO L225 Difference]: With dead ends: 76 [2018-04-12 12:05:30,161 INFO L226 Difference]: Without dead ends: 76 [2018-04-12 12:05:30,161 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-04-12 12:05:30,162 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 76 states. [2018-04-12 12:05:30,165 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 76 to 76. [2018-04-12 12:05:30,166 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 76 states. [2018-04-12 12:05:30,167 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 76 states to 76 states and 93 transitions. [2018-04-12 12:05:30,167 INFO L78 Accepts]: Start accepts. Automaton has 76 states and 93 transitions. Word has length 12 [2018-04-12 12:05:30,167 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:30,167 INFO L459 AbstractCegarLoop]: Abstraction has 76 states and 93 transitions. [2018-04-12 12:05:30,167 INFO L460 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-04-12 12:05:30,168 INFO L276 IsEmpty]: Start isEmpty. Operand 76 states and 93 transitions. [2018-04-12 12:05:30,168 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 13 [2018-04-12 12:05:30,168 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:30,168 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:30,168 INFO L408 AbstractCegarLoop]: === Iteration 3 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:30,168 INFO L82 PathProgramCache]: Analyzing trace with hash 2026109453, now seen corresponding path program 1 times [2018-04-12 12:05:30,169 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:30,169 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:30,169 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,170 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,170 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,188 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,189 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,231 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,232 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:30,232 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-04-12 12:05:30,232 INFO L442 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-04-12 12:05:30,232 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-04-12 12:05:30,232 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-04-12 12:05:30,232 INFO L87 Difference]: Start difference. First operand 76 states and 93 transitions. Second operand 3 states. [2018-04-12 12:05:30,256 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:30,256 INFO L93 Difference]: Finished difference Result 134 states and 169 transitions. [2018-04-12 12:05:30,257 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-04-12 12:05:30,257 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 12 [2018-04-12 12:05:30,257 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:30,258 INFO L225 Difference]: With dead ends: 134 [2018-04-12 12:05:30,258 INFO L226 Difference]: Without dead ends: 134 [2018-04-12 12:05:30,258 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 4 GetRequests, 2 SyntacticMatches, 1 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-04-12 12:05:30,258 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 134 states. [2018-04-12 12:05:30,263 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 134 to 116. [2018-04-12 12:05:30,264 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 116 states. [2018-04-12 12:05:30,265 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 116 states to 116 states and 161 transitions. [2018-04-12 12:05:30,265 INFO L78 Accepts]: Start accepts. Automaton has 116 states and 161 transitions. Word has length 12 [2018-04-12 12:05:30,265 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:30,265 INFO L459 AbstractCegarLoop]: Abstraction has 116 states and 161 transitions. [2018-04-12 12:05:30,265 INFO L460 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-04-12 12:05:30,265 INFO L276 IsEmpty]: Start isEmpty. Operand 116 states and 161 transitions. [2018-04-12 12:05:30,265 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 14 [2018-04-12 12:05:30,265 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:30,266 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:30,266 INFO L408 AbstractCegarLoop]: === Iteration 4 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:30,266 INFO L82 PathProgramCache]: Analyzing trace with hash -1615117846, now seen corresponding path program 1 times [2018-04-12 12:05:30,266 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:30,266 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:30,267 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,267 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,267 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,280 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,280 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,300 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,300 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:30,301 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [2] imperfect sequences [] total 2 [2018-04-12 12:05:30,301 INFO L442 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-04-12 12:05:30,301 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-04-12 12:05:30,301 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-04-12 12:05:30,301 INFO L87 Difference]: Start difference. First operand 116 states and 161 transitions. Second operand 3 states. [2018-04-12 12:05:30,359 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:30,359 INFO L93 Difference]: Finished difference Result 151 states and 209 transitions. [2018-04-12 12:05:30,359 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-04-12 12:05:30,359 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 13 [2018-04-12 12:05:30,359 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:30,360 INFO L225 Difference]: With dead ends: 151 [2018-04-12 12:05:30,361 INFO L226 Difference]: Without dead ends: 147 [2018-04-12 12:05:30,361 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 2 GetRequests, 1 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-04-12 12:05:30,361 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 147 states. [2018-04-12 12:05:30,367 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 147 to 137. [2018-04-12 12:05:30,368 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 137 states. [2018-04-12 12:05:30,369 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 137 states to 137 states and 194 transitions. [2018-04-12 12:05:30,370 INFO L78 Accepts]: Start accepts. Automaton has 137 states and 194 transitions. Word has length 13 [2018-04-12 12:05:30,370 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:30,370 INFO L459 AbstractCegarLoop]: Abstraction has 137 states and 194 transitions. [2018-04-12 12:05:30,370 INFO L460 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-04-12 12:05:30,370 INFO L276 IsEmpty]: Start isEmpty. Operand 137 states and 194 transitions. [2018-04-12 12:05:30,371 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 16 [2018-04-12 12:05:30,371 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:30,371 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:30,371 INFO L408 AbstractCegarLoop]: === Iteration 5 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:30,371 INFO L82 PathProgramCache]: Analyzing trace with hash 689129259, now seen corresponding path program 1 times [2018-04-12 12:05:30,371 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:30,371 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:30,372 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,372 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,372 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,383 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,384 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,414 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,414 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:30,414 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-04-12 12:05:30,414 INFO L442 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-04-12 12:05:30,414 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-04-12 12:05:30,414 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20 [2018-04-12 12:05:30,414 INFO L87 Difference]: Start difference. First operand 137 states and 194 transitions. Second operand 5 states. [2018-04-12 12:05:30,463 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:30,464 INFO L93 Difference]: Finished difference Result 259 states and 361 transitions. [2018-04-12 12:05:30,464 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-04-12 12:05:30,464 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 15 [2018-04-12 12:05:30,465 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:30,466 INFO L225 Difference]: With dead ends: 259 [2018-04-12 12:05:30,466 INFO L226 Difference]: Without dead ends: 259 [2018-04-12 12:05:30,467 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 8 GetRequests, 4 SyntacticMatches, 0 SemanticMatches, 4 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=11, Invalid=19, Unknown=0, NotChecked=0, Total=30 [2018-04-12 12:05:30,467 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 259 states. [2018-04-12 12:05:30,478 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 259 to 228. [2018-04-12 12:05:30,478 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 228 states. [2018-04-12 12:05:30,481 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 228 states to 228 states and 340 transitions. [2018-04-12 12:05:30,481 INFO L78 Accepts]: Start accepts. Automaton has 228 states and 340 transitions. Word has length 15 [2018-04-12 12:05:30,481 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:30,481 INFO L459 AbstractCegarLoop]: Abstraction has 228 states and 340 transitions. [2018-04-12 12:05:30,481 INFO L460 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-04-12 12:05:30,481 INFO L276 IsEmpty]: Start isEmpty. Operand 228 states and 340 transitions. [2018-04-12 12:05:30,482 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 17 [2018-04-12 12:05:30,482 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:30,482 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:30,482 INFO L408 AbstractCegarLoop]: === Iteration 6 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:30,482 INFO L82 PathProgramCache]: Analyzing trace with hash -112108404, now seen corresponding path program 1 times [2018-04-12 12:05:30,482 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:30,483 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:30,483 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,483 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,483 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,494 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,511 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,512 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:30,512 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-04-12 12:05:30,512 INFO L442 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-04-12 12:05:30,512 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-04-12 12:05:30,512 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-04-12 12:05:30,512 INFO L87 Difference]: Start difference. First operand 228 states and 340 transitions. Second operand 4 states. [2018-04-12 12:05:30,582 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:30,583 INFO L93 Difference]: Finished difference Result 392 states and 574 transitions. [2018-04-12 12:05:30,583 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-04-12 12:05:30,583 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 16 [2018-04-12 12:05:30,583 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:30,584 INFO L225 Difference]: With dead ends: 392 [2018-04-12 12:05:30,585 INFO L226 Difference]: Without dead ends: 392 [2018-04-12 12:05:30,585 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 4 GetRequests, 1 SyntacticMatches, 0 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-04-12 12:05:30,585 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 392 states. [2018-04-12 12:05:30,597 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 392 to 360. [2018-04-12 12:05:30,597 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 360 states. [2018-04-12 12:05:30,600 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 360 states to 360 states and 550 transitions. [2018-04-12 12:05:30,600 INFO L78 Accepts]: Start accepts. Automaton has 360 states and 550 transitions. Word has length 16 [2018-04-12 12:05:30,600 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:30,600 INFO L459 AbstractCegarLoop]: Abstraction has 360 states and 550 transitions. [2018-04-12 12:05:30,600 INFO L460 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-04-12 12:05:30,601 INFO L276 IsEmpty]: Start isEmpty. Operand 360 states and 550 transitions. [2018-04-12 12:05:30,601 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 17 [2018-04-12 12:05:30,601 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:30,601 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:30,601 INFO L408 AbstractCegarLoop]: === Iteration 7 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:30,601 INFO L82 PathProgramCache]: Analyzing trace with hash -112108403, now seen corresponding path program 1 times [2018-04-12 12:05:30,602 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:30,602 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:30,602 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,602 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,603 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,611 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,612 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,638 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,638 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:30,638 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-04-12 12:05:30,638 INFO L442 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-04-12 12:05:30,638 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-04-12 12:05:30,638 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-04-12 12:05:30,639 INFO L87 Difference]: Start difference. First operand 360 states and 550 transitions. Second operand 4 states. [2018-04-12 12:05:30,745 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:30,745 INFO L93 Difference]: Finished difference Result 491 states and 721 transitions. [2018-04-12 12:05:30,746 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-04-12 12:05:30,746 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 16 [2018-04-12 12:05:30,746 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:30,749 INFO L225 Difference]: With dead ends: 491 [2018-04-12 12:05:30,749 INFO L226 Difference]: Without dead ends: 491 [2018-04-12 12:05:30,750 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 4 GetRequests, 1 SyntacticMatches, 0 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-04-12 12:05:30,750 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 491 states. [2018-04-12 12:05:30,761 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 491 to 462. [2018-04-12 12:05:30,761 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 462 states. [2018-04-12 12:05:30,764 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 462 states to 462 states and 698 transitions. [2018-04-12 12:05:30,764 INFO L78 Accepts]: Start accepts. Automaton has 462 states and 698 transitions. Word has length 16 [2018-04-12 12:05:30,764 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:30,764 INFO L459 AbstractCegarLoop]: Abstraction has 462 states and 698 transitions. [2018-04-12 12:05:30,764 INFO L460 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-04-12 12:05:30,764 INFO L276 IsEmpty]: Start isEmpty. Operand 462 states and 698 transitions. [2018-04-12 12:05:30,765 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 17 [2018-04-12 12:05:30,765 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:30,765 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:30,765 INFO L408 AbstractCegarLoop]: === Iteration 8 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:30,765 INFO L82 PathProgramCache]: Analyzing trace with hash -1784605680, now seen corresponding path program 1 times [2018-04-12 12:05:30,766 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:30,766 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:30,766 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,766 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,767 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,775 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,775 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,801 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,801 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:30,801 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-04-12 12:05:30,801 INFO L442 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-04-12 12:05:30,802 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-04-12 12:05:30,802 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20 [2018-04-12 12:05:30,802 INFO L87 Difference]: Start difference. First operand 462 states and 698 transitions. Second operand 5 states. [2018-04-12 12:05:30,847 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:30,848 INFO L93 Difference]: Finished difference Result 865 states and 1229 transitions. [2018-04-12 12:05:30,848 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-04-12 12:05:30,848 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 16 [2018-04-12 12:05:30,848 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:30,851 INFO L225 Difference]: With dead ends: 865 [2018-04-12 12:05:30,851 INFO L226 Difference]: Without dead ends: 865 [2018-04-12 12:05:30,852 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 8 GetRequests, 4 SyntacticMatches, 0 SemanticMatches, 4 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=11, Invalid=19, Unknown=0, NotChecked=0, Total=30 [2018-04-12 12:05:30,852 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 865 states. [2018-04-12 12:05:30,869 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 865 to 830. [2018-04-12 12:05:30,869 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 830 states. [2018-04-12 12:05:30,873 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 830 states to 830 states and 1198 transitions. [2018-04-12 12:05:30,873 INFO L78 Accepts]: Start accepts. Automaton has 830 states and 1198 transitions. Word has length 16 [2018-04-12 12:05:30,873 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:30,873 INFO L459 AbstractCegarLoop]: Abstraction has 830 states and 1198 transitions. [2018-04-12 12:05:30,873 INFO L460 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-04-12 12:05:30,873 INFO L276 IsEmpty]: Start isEmpty. Operand 830 states and 1198 transitions. [2018-04-12 12:05:30,874 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 27 [2018-04-12 12:05:30,874 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:30,874 INFO L355 BasicCegarLoop]: trace histogram [2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:30,874 INFO L408 AbstractCegarLoop]: === Iteration 9 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:30,874 INFO L82 PathProgramCache]: Analyzing trace with hash -941901214, now seen corresponding path program 1 times [2018-04-12 12:05:30,874 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:30,875 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:30,875 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,875 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,875 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:30,883 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,884 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:30,911 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 7 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:30,911 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:30,911 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:30,917 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:30,965 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:30,972 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:31,046 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 8 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:31,075 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:31,076 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [6, 8] total 9 [2018-04-12 12:05:31,076 INFO L442 AbstractCegarLoop]: Interpolant automaton has 9 states [2018-04-12 12:05:31,076 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants. [2018-04-12 12:05:31,076 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=52, Unknown=0, NotChecked=0, Total=72 [2018-04-12 12:05:31,077 INFO L87 Difference]: Start difference. First operand 830 states and 1198 transitions. Second operand 9 states. [2018-04-12 12:05:31,387 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:31,387 INFO L93 Difference]: Finished difference Result 1426 states and 2036 transitions. [2018-04-12 12:05:31,389 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 17 states. [2018-04-12 12:05:31,389 INFO L78 Accepts]: Start accepts. Automaton has 9 states. Word has length 26 [2018-04-12 12:05:31,390 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:31,395 INFO L225 Difference]: With dead ends: 1426 [2018-04-12 12:05:31,395 INFO L226 Difference]: Without dead ends: 1426 [2018-04-12 12:05:31,396 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 46 GetRequests, 28 SyntacticMatches, 0 SemanticMatches, 18 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 71 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=105, Invalid=275, Unknown=0, NotChecked=0, Total=380 [2018-04-12 12:05:31,396 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1426 states. [2018-04-12 12:05:31,428 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1426 to 1270. [2018-04-12 12:05:31,428 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1270 states. [2018-04-12 12:05:31,433 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1270 states to 1270 states and 1794 transitions. [2018-04-12 12:05:31,433 INFO L78 Accepts]: Start accepts. Automaton has 1270 states and 1794 transitions. Word has length 26 [2018-04-12 12:05:31,434 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:31,434 INFO L459 AbstractCegarLoop]: Abstraction has 1270 states and 1794 transitions. [2018-04-12 12:05:31,434 INFO L460 AbstractCegarLoop]: Interpolant automaton has 9 states. [2018-04-12 12:05:31,434 INFO L276 IsEmpty]: Start isEmpty. Operand 1270 states and 1794 transitions. [2018-04-12 12:05:31,435 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 28 [2018-04-12 12:05:31,435 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:31,435 INFO L355 BasicCegarLoop]: trace histogram [2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:31,435 INFO L408 AbstractCegarLoop]: === Iteration 10 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:31,435 INFO L82 PathProgramCache]: Analyzing trace with hash 1486720405, now seen corresponding path program 1 times [2018-04-12 12:05:31,435 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:31,435 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:31,436 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:31,436 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:31,436 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:31,445 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:31,446 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:31,515 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 3 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:31,515 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:31,515 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 3 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 3 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:31,523 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:31,557 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:31,560 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:31,662 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 4 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:31,688 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-04-12 12:05:31,688 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [10] total 12 [2018-04-12 12:05:31,688 INFO L442 AbstractCegarLoop]: Interpolant automaton has 12 states [2018-04-12 12:05:31,688 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants. [2018-04-12 12:05:31,688 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=28, Invalid=104, Unknown=0, NotChecked=0, Total=132 [2018-04-12 12:05:31,689 INFO L87 Difference]: Start difference. First operand 1270 states and 1794 transitions. Second operand 12 states. [2018-04-12 12:05:32,816 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:32,816 INFO L93 Difference]: Finished difference Result 5569 states and 8788 transitions. [2018-04-12 12:05:32,816 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 57 states. [2018-04-12 12:05:32,816 INFO L78 Accepts]: Start accepts. Automaton has 12 states. Word has length 27 [2018-04-12 12:05:32,817 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:32,843 INFO L225 Difference]: With dead ends: 5569 [2018-04-12 12:05:32,843 INFO L226 Difference]: Without dead ends: 5569 [2018-04-12 12:05:32,844 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 107 GetRequests, 47 SyntacticMatches, 1 SemanticMatches, 59 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1228 ImplicationChecksByTransitivity, 0.5s TimeCoverageRelationStatistics Valid=648, Invalid=3012, Unknown=0, NotChecked=0, Total=3660 [2018-04-12 12:05:32,847 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 5569 states. [2018-04-12 12:05:32,972 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 5569 to 4582. [2018-04-12 12:05:32,972 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 4582 states. [2018-04-12 12:05:32,988 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 4582 states to 4582 states and 6780 transitions. [2018-04-12 12:05:32,988 INFO L78 Accepts]: Start accepts. Automaton has 4582 states and 6780 transitions. Word has length 27 [2018-04-12 12:05:32,988 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:32,989 INFO L459 AbstractCegarLoop]: Abstraction has 4582 states and 6780 transitions. [2018-04-12 12:05:32,989 INFO L460 AbstractCegarLoop]: Interpolant automaton has 12 states. [2018-04-12 12:05:32,989 INFO L276 IsEmpty]: Start isEmpty. Operand 4582 states and 6780 transitions. [2018-04-12 12:05:32,990 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 32 [2018-04-12 12:05:32,990 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:32,990 INFO L355 BasicCegarLoop]: trace histogram [2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:32,990 INFO L408 AbstractCegarLoop]: === Iteration 11 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:32,990 INFO L82 PathProgramCache]: Analyzing trace with hash 455690443, now seen corresponding path program 1 times [2018-04-12 12:05:32,991 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:32,991 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:32,991 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:32,991 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:32,992 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:33,002 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:33,002 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:33,035 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 9 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:33,035 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:33,035 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [6] imperfect sequences [] total 6 [2018-04-12 12:05:33,036 INFO L442 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-04-12 12:05:33,036 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-04-12 12:05:33,036 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=10, Invalid=20, Unknown=0, NotChecked=0, Total=30 [2018-04-12 12:05:33,036 INFO L87 Difference]: Start difference. First operand 4582 states and 6780 transitions. Second operand 6 states. [2018-04-12 12:05:33,149 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:33,149 INFO L93 Difference]: Finished difference Result 1992 states and 2490 transitions. [2018-04-12 12:05:33,150 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 8 states. [2018-04-12 12:05:33,150 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 31 [2018-04-12 12:05:33,150 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:33,156 INFO L225 Difference]: With dead ends: 1992 [2018-04-12 12:05:33,156 INFO L226 Difference]: Without dead ends: 1560 [2018-04-12 12:05:33,157 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 9 GetRequests, 2 SyntacticMatches, 1 SemanticMatches, 6 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 2 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=19, Invalid=37, Unknown=0, NotChecked=0, Total=56 [2018-04-12 12:05:33,158 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1560 states. [2018-04-12 12:05:33,185 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1560 to 1497. [2018-04-12 12:05:33,185 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1497 states. [2018-04-12 12:05:33,189 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1497 states to 1497 states and 1983 transitions. [2018-04-12 12:05:33,189 INFO L78 Accepts]: Start accepts. Automaton has 1497 states and 1983 transitions. Word has length 31 [2018-04-12 12:05:33,190 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:33,190 INFO L459 AbstractCegarLoop]: Abstraction has 1497 states and 1983 transitions. [2018-04-12 12:05:33,190 INFO L460 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-04-12 12:05:33,190 INFO L276 IsEmpty]: Start isEmpty. Operand 1497 states and 1983 transitions. [2018-04-12 12:05:33,191 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 39 [2018-04-12 12:05:33,191 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:33,191 INFO L355 BasicCegarLoop]: trace histogram [3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:33,191 INFO L408 AbstractCegarLoop]: === Iteration 12 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:33,192 INFO L82 PathProgramCache]: Analyzing trace with hash 506774158, now seen corresponding path program 1 times [2018-04-12 12:05:33,192 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:33,192 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:33,192 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:33,192 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:33,193 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:33,202 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:33,203 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:33,261 INFO L134 CoverageAnalysis]: Checked inductivity of 27 backedges. 17 proven. 10 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:33,261 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:33,261 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:33,269 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:33,312 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:33,316 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:33,342 INFO L134 CoverageAnalysis]: Checked inductivity of 27 backedges. 6 proven. 0 refuted. 0 times theorem prover too weak. 21 trivial. 0 not checked. [2018-04-12 12:05:33,371 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-04-12 12:05:33,371 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [8] total 10 [2018-04-12 12:05:33,371 INFO L442 AbstractCegarLoop]: Interpolant automaton has 10 states [2018-04-12 12:05:33,372 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants. [2018-04-12 12:05:33,372 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=18, Invalid=72, Unknown=0, NotChecked=0, Total=90 [2018-04-12 12:05:33,372 INFO L87 Difference]: Start difference. First operand 1497 states and 1983 transitions. Second operand 10 states. [2018-04-12 12:05:33,829 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:33,830 INFO L93 Difference]: Finished difference Result 2265 states and 3019 transitions. [2018-04-12 12:05:33,831 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. [2018-04-12 12:05:33,831 INFO L78 Accepts]: Start accepts. Automaton has 10 states. Word has length 38 [2018-04-12 12:05:33,831 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:33,839 INFO L225 Difference]: With dead ends: 2265 [2018-04-12 12:05:33,840 INFO L226 Difference]: Without dead ends: 2265 [2018-04-12 12:05:33,840 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 58 GetRequests, 39 SyntacticMatches, 0 SemanticMatches, 19 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 61 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=106, Invalid=314, Unknown=0, NotChecked=0, Total=420 [2018-04-12 12:05:33,841 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 2265 states. [2018-04-12 12:05:33,879 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 2265 to 2013. [2018-04-12 12:05:33,879 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 2013 states. [2018-04-12 12:05:33,884 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 2013 states to 2013 states and 2655 transitions. [2018-04-12 12:05:33,884 INFO L78 Accepts]: Start accepts. Automaton has 2013 states and 2655 transitions. Word has length 38 [2018-04-12 12:05:33,884 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:33,884 INFO L459 AbstractCegarLoop]: Abstraction has 2013 states and 2655 transitions. [2018-04-12 12:05:33,884 INFO L460 AbstractCegarLoop]: Interpolant automaton has 10 states. [2018-04-12 12:05:33,885 INFO L276 IsEmpty]: Start isEmpty. Operand 2013 states and 2655 transitions. [2018-04-12 12:05:33,885 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 42 [2018-04-12 12:05:33,885 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:33,886 INFO L355 BasicCegarLoop]: trace histogram [3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:33,886 INFO L408 AbstractCegarLoop]: === Iteration 13 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:33,886 INFO L82 PathProgramCache]: Analyzing trace with hash 1566536787, now seen corresponding path program 1 times [2018-04-12 12:05:33,886 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:33,886 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:33,887 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:33,887 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:33,887 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:33,898 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:33,899 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:34,003 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 18 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2018-04-12 12:05:34,003 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:34,003 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 5 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 5 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:34,011 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:34,043 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:34,046 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:34,150 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 20 proven. 7 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2018-04-12 12:05:34,183 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:34,183 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [8, 10] total 16 [2018-04-12 12:05:34,183 INFO L442 AbstractCegarLoop]: Interpolant automaton has 16 states [2018-04-12 12:05:34,184 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants. [2018-04-12 12:05:34,184 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=204, Unknown=0, NotChecked=0, Total=240 [2018-04-12 12:05:34,184 INFO L87 Difference]: Start difference. First operand 2013 states and 2655 transitions. Second operand 16 states. [2018-04-12 12:05:34,884 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:34,884 INFO L93 Difference]: Finished difference Result 1631 states and 2032 transitions. [2018-04-12 12:05:34,887 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 32 states. [2018-04-12 12:05:34,887 INFO L78 Accepts]: Start accepts. Automaton has 16 states. Word has length 41 [2018-04-12 12:05:34,887 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:34,890 INFO L225 Difference]: With dead ends: 1631 [2018-04-12 12:05:34,890 INFO L226 Difference]: Without dead ends: 1577 [2018-04-12 12:05:34,890 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 92 GetRequests, 51 SyntacticMatches, 0 SemanticMatches, 41 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 423 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=341, Invalid=1465, Unknown=0, NotChecked=0, Total=1806 [2018-04-12 12:05:34,891 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1577 states. [2018-04-12 12:05:34,907 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1577 to 1327. [2018-04-12 12:05:34,907 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1327 states. [2018-04-12 12:05:34,908 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1327 states to 1327 states and 1658 transitions. [2018-04-12 12:05:34,909 INFO L78 Accepts]: Start accepts. Automaton has 1327 states and 1658 transitions. Word has length 41 [2018-04-12 12:05:34,909 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:34,909 INFO L459 AbstractCegarLoop]: Abstraction has 1327 states and 1658 transitions. [2018-04-12 12:05:34,909 INFO L460 AbstractCegarLoop]: Interpolant automaton has 16 states. [2018-04-12 12:05:34,909 INFO L276 IsEmpty]: Start isEmpty. Operand 1327 states and 1658 transitions. [2018-04-12 12:05:34,909 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 43 [2018-04-12 12:05:34,909 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:34,909 INFO L355 BasicCegarLoop]: trace histogram [3, 3, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:34,910 INFO L408 AbstractCegarLoop]: === Iteration 14 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:34,910 INFO L82 PathProgramCache]: Analyzing trace with hash -1866673214, now seen corresponding path program 1 times [2018-04-12 12:05:34,910 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:34,910 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:34,911 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:34,911 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:34,911 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:34,920 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:34,920 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:34,960 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2018-04-12 12:05:34,961 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:34,961 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:34,966 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:34,996 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:34,998 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:35,032 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 15 proven. 3 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 12:05:35,051 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:35,051 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 8] total 12 [2018-04-12 12:05:35,051 INFO L442 AbstractCegarLoop]: Interpolant automaton has 12 states [2018-04-12 12:05:35,052 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants. [2018-04-12 12:05:35,052 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=29, Invalid=103, Unknown=0, NotChecked=0, Total=132 [2018-04-12 12:05:35,052 INFO L87 Difference]: Start difference. First operand 1327 states and 1658 transitions. Second operand 12 states. [2018-04-12 12:05:35,276 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:35,276 INFO L93 Difference]: Finished difference Result 1845 states and 2342 transitions. [2018-04-12 12:05:35,277 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 16 states. [2018-04-12 12:05:35,277 INFO L78 Accepts]: Start accepts. Automaton has 12 states. Word has length 42 [2018-04-12 12:05:35,277 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:35,281 INFO L225 Difference]: With dead ends: 1845 [2018-04-12 12:05:35,281 INFO L226 Difference]: Without dead ends: 1845 [2018-04-12 12:05:35,281 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 64 GetRequests, 44 SyntacticMatches, 1 SemanticMatches, 19 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 61 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=108, Invalid=312, Unknown=0, NotChecked=0, Total=420 [2018-04-12 12:05:35,282 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1845 states. [2018-04-12 12:05:35,302 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1845 to 1700. [2018-04-12 12:05:35,302 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1700 states. [2018-04-12 12:05:35,306 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1700 states to 1700 states and 2145 transitions. [2018-04-12 12:05:35,306 INFO L78 Accepts]: Start accepts. Automaton has 1700 states and 2145 transitions. Word has length 42 [2018-04-12 12:05:35,306 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:35,306 INFO L459 AbstractCegarLoop]: Abstraction has 1700 states and 2145 transitions. [2018-04-12 12:05:35,306 INFO L460 AbstractCegarLoop]: Interpolant automaton has 12 states. [2018-04-12 12:05:35,306 INFO L276 IsEmpty]: Start isEmpty. Operand 1700 states and 2145 transitions. [2018-04-12 12:05:35,307 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 55 [2018-04-12 12:05:35,307 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:35,307 INFO L355 BasicCegarLoop]: trace histogram [4, 4, 3, 3, 3, 3, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:35,308 INFO L408 AbstractCegarLoop]: === Iteration 15 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:35,308 INFO L82 PathProgramCache]: Analyzing trace with hash 844308241, now seen corresponding path program 1 times [2018-04-12 12:05:35,308 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:35,308 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:35,308 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:35,309 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:35,309 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:35,322 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:35,323 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:35,381 INFO L134 CoverageAnalysis]: Checked inductivity of 43 backedges. 32 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2018-04-12 12:05:35,381 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:35,381 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 7 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 7 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:35,386 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:35,430 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:35,433 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:35,463 INFO L134 CoverageAnalysis]: Checked inductivity of 43 backedges. 32 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2018-04-12 12:05:35,481 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:35,481 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 9] total 11 [2018-04-12 12:05:35,481 INFO L442 AbstractCegarLoop]: Interpolant automaton has 11 states [2018-04-12 12:05:35,481 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants. [2018-04-12 12:05:35,481 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=87, Unknown=0, NotChecked=0, Total=110 [2018-04-12 12:05:35,482 INFO L87 Difference]: Start difference. First operand 1700 states and 2145 transitions. Second operand 11 states. [2018-04-12 12:05:35,677 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:35,677 INFO L93 Difference]: Finished difference Result 2236 states and 2924 transitions. [2018-04-12 12:05:35,691 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. [2018-04-12 12:05:35,691 INFO L78 Accepts]: Start accepts. Automaton has 11 states. Word has length 54 [2018-04-12 12:05:35,691 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:35,697 INFO L225 Difference]: With dead ends: 2236 [2018-04-12 12:05:35,697 INFO L226 Difference]: Without dead ends: 2236 [2018-04-12 12:05:35,698 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 76 GetRequests, 57 SyntacticMatches, 2 SemanticMatches, 17 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 43 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=90, Invalid=252, Unknown=0, NotChecked=0, Total=342 [2018-04-12 12:05:35,699 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 2236 states. [2018-04-12 12:05:35,734 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 2236 to 1744. [2018-04-12 12:05:35,734 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1744 states. [2018-04-12 12:05:35,737 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1744 states to 1744 states and 2211 transitions. [2018-04-12 12:05:35,737 INFO L78 Accepts]: Start accepts. Automaton has 1744 states and 2211 transitions. Word has length 54 [2018-04-12 12:05:35,737 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:35,737 INFO L459 AbstractCegarLoop]: Abstraction has 1744 states and 2211 transitions. [2018-04-12 12:05:35,737 INFO L460 AbstractCegarLoop]: Interpolant automaton has 11 states. [2018-04-12 12:05:35,737 INFO L276 IsEmpty]: Start isEmpty. Operand 1744 states and 2211 transitions. [2018-04-12 12:05:35,738 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 55 [2018-04-12 12:05:35,738 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:35,738 INFO L355 BasicCegarLoop]: trace histogram [4, 4, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:35,738 INFO L408 AbstractCegarLoop]: === Iteration 16 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:35,738 INFO L82 PathProgramCache]: Analyzing trace with hash 581915855, now seen corresponding path program 1 times [2018-04-12 12:05:35,738 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:35,738 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:35,739 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:35,739 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:35,739 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:35,749 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:35,750 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:35,787 INFO L134 CoverageAnalysis]: Checked inductivity of 44 backedges. 32 proven. 5 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2018-04-12 12:05:35,787 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:35,787 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:35,792 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:35,840 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:35,843 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:35,918 INFO L134 CoverageAnalysis]: Checked inductivity of 44 backedges. 37 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2018-04-12 12:05:35,947 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:35,947 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 8] total 15 [2018-04-12 12:05:35,948 INFO L442 AbstractCegarLoop]: Interpolant automaton has 15 states [2018-04-12 12:05:35,948 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants. [2018-04-12 12:05:35,948 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=39, Invalid=171, Unknown=0, NotChecked=0, Total=210 [2018-04-12 12:05:35,948 INFO L87 Difference]: Start difference. First operand 1744 states and 2211 transitions. Second operand 15 states. [2018-04-12 12:05:36,357 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:36,357 INFO L93 Difference]: Finished difference Result 2929 states and 3895 transitions. [2018-04-12 12:05:36,358 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 23 states. [2018-04-12 12:05:36,358 INFO L78 Accepts]: Start accepts. Automaton has 15 states. Word has length 54 [2018-04-12 12:05:36,358 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:36,367 INFO L225 Difference]: With dead ends: 2929 [2018-04-12 12:05:36,367 INFO L226 Difference]: Without dead ends: 2879 [2018-04-12 12:05:36,367 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 87 GetRequests, 56 SyntacticMatches, 0 SemanticMatches, 31 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 222 ImplicationChecksByTransitivity, 0.2s TimeCoverageRelationStatistics Valid=253, Invalid=803, Unknown=0, NotChecked=0, Total=1056 [2018-04-12 12:05:36,368 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 2879 states. [2018-04-12 12:05:36,394 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 2879 to 2381. [2018-04-12 12:05:36,394 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 2381 states. [2018-04-12 12:05:36,397 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 2381 states to 2381 states and 3047 transitions. [2018-04-12 12:05:36,397 INFO L78 Accepts]: Start accepts. Automaton has 2381 states and 3047 transitions. Word has length 54 [2018-04-12 12:05:36,398 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:36,398 INFO L459 AbstractCegarLoop]: Abstraction has 2381 states and 3047 transitions. [2018-04-12 12:05:36,398 INFO L460 AbstractCegarLoop]: Interpolant automaton has 15 states. [2018-04-12 12:05:36,398 INFO L276 IsEmpty]: Start isEmpty. Operand 2381 states and 3047 transitions. [2018-04-12 12:05:36,398 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 69 [2018-04-12 12:05:36,398 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:36,399 INFO L355 BasicCegarLoop]: trace histogram [5, 5, 4, 4, 4, 4, 4, 4, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:36,399 INFO L408 AbstractCegarLoop]: === Iteration 17 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:36,399 INFO L82 PathProgramCache]: Analyzing trace with hash -1206407780, now seen corresponding path program 1 times [2018-04-12 12:05:36,399 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:36,399 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:36,399 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:36,399 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:36,399 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:36,409 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:36,410 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:36,447 INFO L134 CoverageAnalysis]: Checked inductivity of 81 backedges. 50 proven. 15 refuted. 0 times theorem prover too weak. 16 trivial. 0 not checked. [2018-04-12 12:05:36,447 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:36,447 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 9 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 9 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:36,453 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:36,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:36,495 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:36,525 INFO L134 CoverageAnalysis]: Checked inductivity of 81 backedges. 66 proven. 4 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2018-04-12 12:05:36,551 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:36,551 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 9] total 11 [2018-04-12 12:05:36,552 INFO L442 AbstractCegarLoop]: Interpolant automaton has 11 states [2018-04-12 12:05:36,552 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants. [2018-04-12 12:05:36,552 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=87, Unknown=0, NotChecked=0, Total=110 [2018-04-12 12:05:36,552 INFO L87 Difference]: Start difference. First operand 2381 states and 3047 transitions. Second operand 11 states. [2018-04-12 12:05:36,827 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:36,828 INFO L93 Difference]: Finished difference Result 2873 states and 3735 transitions. [2018-04-12 12:05:36,828 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. [2018-04-12 12:05:36,828 INFO L78 Accepts]: Start accepts. Automaton has 11 states. Word has length 68 [2018-04-12 12:05:36,828 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:36,839 INFO L225 Difference]: With dead ends: 2873 [2018-04-12 12:05:36,839 INFO L226 Difference]: Without dead ends: 2873 [2018-04-12 12:05:36,839 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 89 GetRequests, 70 SyntacticMatches, 2 SemanticMatches, 17 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 41 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=92, Invalid=250, Unknown=0, NotChecked=0, Total=342 [2018-04-12 12:05:36,841 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 2873 states. [2018-04-12 12:05:36,895 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 2873 to 2842. [2018-04-12 12:05:36,895 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 2842 states. [2018-04-12 12:05:36,902 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 2842 states to 2842 states and 3707 transitions. [2018-04-12 12:05:36,902 INFO L78 Accepts]: Start accepts. Automaton has 2842 states and 3707 transitions. Word has length 68 [2018-04-12 12:05:36,902 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:36,902 INFO L459 AbstractCegarLoop]: Abstraction has 2842 states and 3707 transitions. [2018-04-12 12:05:36,902 INFO L460 AbstractCegarLoop]: Interpolant automaton has 11 states. [2018-04-12 12:05:36,903 INFO L276 IsEmpty]: Start isEmpty. Operand 2842 states and 3707 transitions. [2018-04-12 12:05:36,904 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 71 [2018-04-12 12:05:36,904 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:36,904 INFO L355 BasicCegarLoop]: trace histogram [5, 5, 4, 4, 4, 4, 4, 4, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:36,904 INFO L408 AbstractCegarLoop]: === Iteration 18 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:36,904 INFO L82 PathProgramCache]: Analyzing trace with hash -2000652943, now seen corresponding path program 1 times [2018-04-12 12:05:36,904 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:36,904 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:36,905 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:36,905 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:36,905 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:36,915 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:36,916 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:37,047 INFO L134 CoverageAnalysis]: Checked inductivity of 83 backedges. 51 proven. 8 refuted. 0 times theorem prover too weak. 24 trivial. 0 not checked. [2018-04-12 12:05:37,047 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:37,047 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 10 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 10 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:37,055 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:37,105 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:37,108 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:37,196 INFO L134 CoverageAnalysis]: Checked inductivity of 83 backedges. 53 proven. 22 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2018-04-12 12:05:37,213 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:37,213 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 11] total 18 [2018-04-12 12:05:37,213 INFO L442 AbstractCegarLoop]: Interpolant automaton has 18 states [2018-04-12 12:05:37,213 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 18 interpolants. [2018-04-12 12:05:37,213 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=260, Unknown=0, NotChecked=0, Total=306 [2018-04-12 12:05:37,214 INFO L87 Difference]: Start difference. First operand 2842 states and 3707 transitions. Second operand 18 states. [2018-04-12 12:05:37,947 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:37,947 INFO L93 Difference]: Finished difference Result 4969 states and 6588 transitions. [2018-04-12 12:05:37,947 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 25 states. [2018-04-12 12:05:37,947 INFO L78 Accepts]: Start accepts. Automaton has 18 states. Word has length 70 [2018-04-12 12:05:37,947 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:37,960 INFO L225 Difference]: With dead ends: 4969 [2018-04-12 12:05:37,960 INFO L226 Difference]: Without dead ends: 4903 [2018-04-12 12:05:37,961 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 108 GetRequests, 73 SyntacticMatches, 0 SemanticMatches, 35 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 263 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=291, Invalid=1041, Unknown=0, NotChecked=0, Total=1332 [2018-04-12 12:05:37,963 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 4903 states. [2018-04-12 12:05:38,033 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 4903 to 3651. [2018-04-12 12:05:38,033 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 3651 states. [2018-04-12 12:05:38,040 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 3651 states to 3651 states and 4693 transitions. [2018-04-12 12:05:38,040 INFO L78 Accepts]: Start accepts. Automaton has 3651 states and 4693 transitions. Word has length 70 [2018-04-12 12:05:38,040 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:38,040 INFO L459 AbstractCegarLoop]: Abstraction has 3651 states and 4693 transitions. [2018-04-12 12:05:38,041 INFO L460 AbstractCegarLoop]: Interpolant automaton has 18 states. [2018-04-12 12:05:38,041 INFO L276 IsEmpty]: Start isEmpty. Operand 3651 states and 4693 transitions. [2018-04-12 12:05:38,042 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 85 [2018-04-12 12:05:38,042 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:38,042 INFO L355 BasicCegarLoop]: trace histogram [6, 6, 5, 5, 5, 5, 5, 5, 4, 4, 4, 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:38,043 INFO L408 AbstractCegarLoop]: === Iteration 19 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:38,043 INFO L82 PathProgramCache]: Analyzing trace with hash 415832890, now seen corresponding path program 1 times [2018-04-12 12:05:38,043 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:38,043 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:38,044 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:38,044 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:38,044 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:38,059 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:38,060 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:38,217 INFO L134 CoverageAnalysis]: Checked inductivity of 137 backedges. 68 proven. 31 refuted. 0 times theorem prover too weak. 38 trivial. 0 not checked. [2018-04-12 12:05:38,217 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:38,217 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 11 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 11 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:38,229 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:38,291 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:38,293 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:38,377 INFO L134 CoverageAnalysis]: Checked inductivity of 137 backedges. 78 proven. 6 refuted. 0 times theorem prover too weak. 53 trivial. 0 not checked. [2018-04-12 12:05:38,395 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:38,396 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [10, 9] total 17 [2018-04-12 12:05:38,396 INFO L442 AbstractCegarLoop]: Interpolant automaton has 17 states [2018-04-12 12:05:38,396 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 17 interpolants. [2018-04-12 12:05:38,396 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=39, Invalid=233, Unknown=0, NotChecked=0, Total=272 [2018-04-12 12:05:38,397 INFO L87 Difference]: Start difference. First operand 3651 states and 4693 transitions. Second operand 17 states. [2018-04-12 12:05:38,929 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:38,929 INFO L93 Difference]: Finished difference Result 4856 states and 6363 transitions. [2018-04-12 12:05:38,930 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 21 states. [2018-04-12 12:05:38,930 INFO L78 Accepts]: Start accepts. Automaton has 17 states. Word has length 84 [2018-04-12 12:05:38,930 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:38,940 INFO L225 Difference]: With dead ends: 4856 [2018-04-12 12:05:38,940 INFO L226 Difference]: Without dead ends: 4762 [2018-04-12 12:05:38,940 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 116 GetRequests, 85 SyntacticMatches, 0 SemanticMatches, 31 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 178 ImplicationChecksByTransitivity, 0.3s TimeCoverageRelationStatistics Valid=219, Invalid=837, Unknown=0, NotChecked=0, Total=1056 [2018-04-12 12:05:38,942 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 4762 states. [2018-04-12 12:05:38,982 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 4762 to 3567. [2018-04-12 12:05:38,982 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 3567 states. [2018-04-12 12:05:38,986 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 3567 states to 3567 states and 4533 transitions. [2018-04-12 12:05:38,987 INFO L78 Accepts]: Start accepts. Automaton has 3567 states and 4533 transitions. Word has length 84 [2018-04-12 12:05:38,987 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:38,987 INFO L459 AbstractCegarLoop]: Abstraction has 3567 states and 4533 transitions. [2018-04-12 12:05:38,987 INFO L460 AbstractCegarLoop]: Interpolant automaton has 17 states. [2018-04-12 12:05:38,987 INFO L276 IsEmpty]: Start isEmpty. Operand 3567 states and 4533 transitions. [2018-04-12 12:05:38,988 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 88 [2018-04-12 12:05:38,988 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:38,988 INFO L355 BasicCegarLoop]: trace histogram [6, 6, 5, 5, 5, 5, 5, 5, 4, 4, 4, 4, 3, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:38,988 INFO L408 AbstractCegarLoop]: === Iteration 20 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:38,988 INFO L82 PathProgramCache]: Analyzing trace with hash -1955592504, now seen corresponding path program 1 times [2018-04-12 12:05:38,988 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:38,989 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:38,989 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:38,989 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:38,989 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:39,000 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:39,001 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:39,046 INFO L134 CoverageAnalysis]: Checked inductivity of 142 backedges. 40 proven. 64 refuted. 0 times theorem prover too weak. 38 trivial. 0 not checked. [2018-04-12 12:05:39,046 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:39,046 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 12 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 12 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:39,052 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:39,114 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:39,117 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:39,211 INFO L134 CoverageAnalysis]: Checked inductivity of 142 backedges. 101 proven. 18 refuted. 0 times theorem prover too weak. 23 trivial. 0 not checked. [2018-04-12 12:05:39,231 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:39,231 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 10] total 17 [2018-04-12 12:05:39,231 INFO L442 AbstractCegarLoop]: Interpolant automaton has 17 states [2018-04-12 12:05:39,231 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 17 interpolants. [2018-04-12 12:05:39,232 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=35, Invalid=237, Unknown=0, NotChecked=0, Total=272 [2018-04-12 12:05:39,232 INFO L87 Difference]: Start difference. First operand 3567 states and 4533 transitions. Second operand 17 states. [2018-04-12 12:05:40,531 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:40,531 INFO L93 Difference]: Finished difference Result 8317 states and 10597 transitions. [2018-04-12 12:05:40,531 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 69 states. [2018-04-12 12:05:40,531 INFO L78 Accepts]: Start accepts. Automaton has 17 states. Word has length 87 [2018-04-12 12:05:40,532 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:40,555 INFO L225 Difference]: With dead ends: 8317 [2018-04-12 12:05:40,555 INFO L226 Difference]: Without dead ends: 8229 [2018-04-12 12:05:40,557 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 183 GetRequests, 103 SyntacticMatches, 0 SemanticMatches, 80 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 2062 ImplicationChecksByTransitivity, 0.7s TimeCoverageRelationStatistics Valid=1105, Invalid=5537, Unknown=0, NotChecked=0, Total=6642 [2018-04-12 12:05:40,560 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 8229 states. [2018-04-12 12:05:40,669 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 8229 to 7334. [2018-04-12 12:05:40,669 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 7334 states. [2018-04-12 12:05:40,683 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 7334 states to 7334 states and 9347 transitions. [2018-04-12 12:05:40,683 INFO L78 Accepts]: Start accepts. Automaton has 7334 states and 9347 transitions. Word has length 87 [2018-04-12 12:05:40,683 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:40,684 INFO L459 AbstractCegarLoop]: Abstraction has 7334 states and 9347 transitions. [2018-04-12 12:05:40,684 INFO L460 AbstractCegarLoop]: Interpolant automaton has 17 states. [2018-04-12 12:05:40,684 INFO L276 IsEmpty]: Start isEmpty. Operand 7334 states and 9347 transitions. [2018-04-12 12:05:40,686 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 100 [2018-04-12 12:05:40,686 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:40,686 INFO L355 BasicCegarLoop]: trace histogram [7, 7, 7, 6, 4, 4, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:40,686 INFO L408 AbstractCegarLoop]: === Iteration 21 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:40,686 INFO L82 PathProgramCache]: Analyzing trace with hash 1385009110, now seen corresponding path program 1 times [2018-04-12 12:05:40,686 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:40,686 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:40,687 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:40,687 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:40,687 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:40,704 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:40,706 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:40,807 INFO L134 CoverageAnalysis]: Checked inductivity of 161 backedges. 39 proven. 76 refuted. 0 times theorem prover too weak. 46 trivial. 0 not checked. [2018-04-12 12:05:40,807 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:40,807 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 13 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 13 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:40,815 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:40,888 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:40,892 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:41,014 INFO L134 CoverageAnalysis]: Checked inductivity of 161 backedges. 81 proven. 41 refuted. 0 times theorem prover too weak. 39 trivial. 0 not checked. [2018-04-12 12:05:41,032 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:41,032 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [10, 11] total 20 [2018-04-12 12:05:41,032 INFO L442 AbstractCegarLoop]: Interpolant automaton has 20 states [2018-04-12 12:05:41,032 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 20 interpolants. [2018-04-12 12:05:41,032 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=43, Invalid=337, Unknown=0, NotChecked=0, Total=380 [2018-04-12 12:05:41,033 INFO L87 Difference]: Start difference. First operand 7334 states and 9347 transitions. Second operand 20 states. [2018-04-12 12:05:46,116 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:46,116 INFO L93 Difference]: Finished difference Result 21945 states and 28423 transitions. [2018-04-12 12:05:46,117 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 182 states. [2018-04-12 12:05:46,117 INFO L78 Accepts]: Start accepts. Automaton has 20 states. Word has length 99 [2018-04-12 12:05:46,117 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:46,153 INFO L225 Difference]: With dead ends: 21945 [2018-04-12 12:05:46,153 INFO L226 Difference]: Without dead ends: 21714 [2018-04-12 12:05:46,159 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 346 GetRequests, 150 SyntacticMatches, 0 SemanticMatches, 196 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 15935 ImplicationChecksByTransitivity, 2.7s TimeCoverageRelationStatistics Valid=4644, Invalid=34362, Unknown=0, NotChecked=0, Total=39006 [2018-04-12 12:05:46,167 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 21714 states. [2018-04-12 12:05:46,363 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 21714 to 17571. [2018-04-12 12:05:46,364 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 17571 states. [2018-04-12 12:05:46,386 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 17571 states to 17571 states and 22558 transitions. [2018-04-12 12:05:46,387 INFO L78 Accepts]: Start accepts. Automaton has 17571 states and 22558 transitions. Word has length 99 [2018-04-12 12:05:46,387 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:46,387 INFO L459 AbstractCegarLoop]: Abstraction has 17571 states and 22558 transitions. [2018-04-12 12:05:46,387 INFO L460 AbstractCegarLoop]: Interpolant automaton has 20 states. [2018-04-12 12:05:46,387 INFO L276 IsEmpty]: Start isEmpty. Operand 17571 states and 22558 transitions. [2018-04-12 12:05:46,389 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 106 [2018-04-12 12:05:46,389 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:46,390 INFO L355 BasicCegarLoop]: trace histogram [8, 8, 8, 7, 5, 5, 5, 5, 5, 4, 3, 3, 3, 3, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:46,390 INFO L408 AbstractCegarLoop]: === Iteration 22 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:46,390 INFO L82 PathProgramCache]: Analyzing trace with hash -1781032752, now seen corresponding path program 1 times [2018-04-12 12:05:46,390 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:46,390 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:46,391 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:46,391 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:46,391 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:46,410 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:46,411 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:46,538 INFO L134 CoverageAnalysis]: Checked inductivity of 212 backedges. 47 proven. 95 refuted. 0 times theorem prover too weak. 70 trivial. 0 not checked. [2018-04-12 12:05:46,538 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:46,538 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 14 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 14 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:46,544 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:46,598 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:46,601 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:46,828 INFO L134 CoverageAnalysis]: Checked inductivity of 212 backedges. 53 proven. 89 refuted. 0 times theorem prover too weak. 70 trivial. 0 not checked. [2018-04-12 12:05:46,855 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:46,855 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [10, 11] total 19 [2018-04-12 12:05:46,855 INFO L442 AbstractCegarLoop]: Interpolant automaton has 20 states [2018-04-12 12:05:46,856 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 20 interpolants. [2018-04-12 12:05:46,856 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=50, Invalid=330, Unknown=0, NotChecked=0, Total=380 [2018-04-12 12:05:46,856 INFO L87 Difference]: Start difference. First operand 17571 states and 22558 transitions. Second operand 20 states. [2018-04-12 12:05:48,568 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:48,569 INFO L93 Difference]: Finished difference Result 26064 states and 33484 transitions. [2018-04-12 12:05:48,570 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 34 states. [2018-04-12 12:05:48,571 INFO L78 Accepts]: Start accepts. Automaton has 20 states. Word has length 105 [2018-04-12 12:05:48,571 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:48,629 INFO L225 Difference]: With dead ends: 26064 [2018-04-12 12:05:48,629 INFO L226 Difference]: Without dead ends: 26064 [2018-04-12 12:05:48,630 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 167 GetRequests, 110 SyntacticMatches, 9 SemanticMatches, 48 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 525 ImplicationChecksByTransitivity, 0.8s TimeCoverageRelationStatistics Valid=450, Invalid=2000, Unknown=0, NotChecked=0, Total=2450 [2018-04-12 12:05:48,642 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 26064 states. [2018-04-12 12:05:48,932 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 26064 to 25199. [2018-04-12 12:05:48,933 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 25199 states. [2018-04-12 12:05:48,984 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 25199 states to 25199 states and 32304 transitions. [2018-04-12 12:05:48,984 INFO L78 Accepts]: Start accepts. Automaton has 25199 states and 32304 transitions. Word has length 105 [2018-04-12 12:05:48,985 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:48,985 INFO L459 AbstractCegarLoop]: Abstraction has 25199 states and 32304 transitions. [2018-04-12 12:05:48,985 INFO L460 AbstractCegarLoop]: Interpolant automaton has 20 states. [2018-04-12 12:05:48,985 INFO L276 IsEmpty]: Start isEmpty. Operand 25199 states and 32304 transitions. [2018-04-12 12:05:48,990 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 132 [2018-04-12 12:05:48,990 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:48,990 INFO L355 BasicCegarLoop]: trace histogram [10, 10, 9, 8, 6, 6, 6, 6, 6, 5, 4, 3, 3, 3, 3, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:48,990 INFO L408 AbstractCegarLoop]: === Iteration 23 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:48,991 INFO L82 PathProgramCache]: Analyzing trace with hash -1154616472, now seen corresponding path program 1 times [2018-04-12 12:05:48,991 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:48,991 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:48,991 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:48,991 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:48,992 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:49,009 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:49,010 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:49,067 INFO L134 CoverageAnalysis]: Checked inductivity of 327 backedges. 43 proven. 0 refuted. 0 times theorem prover too weak. 284 trivial. 0 not checked. [2018-04-12 12:05:49,067 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 12:05:49,083 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [6] imperfect sequences [] total 6 [2018-04-12 12:05:49,083 INFO L442 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-04-12 12:05:49,083 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-04-12 12:05:49,083 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=10, Invalid=20, Unknown=0, NotChecked=0, Total=30 [2018-04-12 12:05:49,084 INFO L87 Difference]: Start difference. First operand 25199 states and 32304 transitions. Second operand 6 states. [2018-04-12 12:05:49,270 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:49,270 INFO L93 Difference]: Finished difference Result 32953 states and 43784 transitions. [2018-04-12 12:05:49,270 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 8 states. [2018-04-12 12:05:49,270 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 131 [2018-04-12 12:05:49,271 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:49,399 INFO L225 Difference]: With dead ends: 32953 [2018-04-12 12:05:49,399 INFO L226 Difference]: Without dead ends: 32953 [2018-04-12 12:05:49,399 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 10 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 7 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 3 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=25, Invalid=47, Unknown=0, NotChecked=0, Total=72 [2018-04-12 12:05:49,421 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 32953 states. [2018-04-12 12:05:50,040 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 32953 to 32935. [2018-04-12 12:05:50,040 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 32935 states. [2018-04-12 12:05:50,088 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 32935 states to 32935 states and 43768 transitions. [2018-04-12 12:05:50,088 INFO L78 Accepts]: Start accepts. Automaton has 32935 states and 43768 transitions. Word has length 131 [2018-04-12 12:05:50,088 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:50,089 INFO L459 AbstractCegarLoop]: Abstraction has 32935 states and 43768 transitions. [2018-04-12 12:05:50,089 INFO L460 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-04-12 12:05:50,089 INFO L276 IsEmpty]: Start isEmpty. Operand 32935 states and 43768 transitions. [2018-04-12 12:05:50,096 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 142 [2018-04-12 12:05:50,096 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:50,096 INFO L355 BasicCegarLoop]: trace histogram [11, 11, 11, 10, 6, 6, 6, 5, 5, 5, 5, 5, 5, 5, 4, 4, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:50,096 INFO L408 AbstractCegarLoop]: === Iteration 24 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:50,096 INFO L82 PathProgramCache]: Analyzing trace with hash -1162631629, now seen corresponding path program 1 times [2018-04-12 12:05:50,096 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:50,097 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:50,097 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:50,097 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:50,097 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:50,116 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:50,117 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:50,182 INFO L134 CoverageAnalysis]: Checked inductivity of 408 backedges. 188 proven. 21 refuted. 0 times theorem prover too weak. 199 trivial. 0 not checked. [2018-04-12 12:05:50,182 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:50,182 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 15 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 15 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:50,192 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:50,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:50,268 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:50,297 INFO L134 CoverageAnalysis]: Checked inductivity of 408 backedges. 210 proven. 4 refuted. 0 times theorem prover too weak. 194 trivial. 0 not checked. [2018-04-12 12:05:50,316 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:50,316 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 9] total 11 [2018-04-12 12:05:50,316 INFO L442 AbstractCegarLoop]: Interpolant automaton has 11 states [2018-04-12 12:05:50,316 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants. [2018-04-12 12:05:50,317 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=87, Unknown=0, NotChecked=0, Total=110 [2018-04-12 12:05:50,317 INFO L87 Difference]: Start difference. First operand 32935 states and 43768 transitions. Second operand 11 states. [2018-04-12 12:05:50,559 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:50,559 INFO L93 Difference]: Finished difference Result 36140 states and 47481 transitions. [2018-04-12 12:05:50,559 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. [2018-04-12 12:05:50,559 INFO L78 Accepts]: Start accepts. Automaton has 11 states. Word has length 141 [2018-04-12 12:05:50,560 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:50,647 INFO L225 Difference]: With dead ends: 36140 [2018-04-12 12:05:50,648 INFO L226 Difference]: Without dead ends: 35618 [2018-04-12 12:05:50,648 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 163 GetRequests, 143 SyntacticMatches, 2 SemanticMatches, 18 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 48 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=100, Invalid=280, Unknown=0, NotChecked=0, Total=380 [2018-04-12 12:05:50,666 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 35618 states. [2018-04-12 12:05:50,959 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 35618 to 32841. [2018-04-12 12:05:50,960 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 32841 states. [2018-04-12 12:05:51,371 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 32841 states to 32841 states and 42927 transitions. [2018-04-12 12:05:51,371 INFO L78 Accepts]: Start accepts. Automaton has 32841 states and 42927 transitions. Word has length 141 [2018-04-12 12:05:51,372 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:51,372 INFO L459 AbstractCegarLoop]: Abstraction has 32841 states and 42927 transitions. [2018-04-12 12:05:51,372 INFO L460 AbstractCegarLoop]: Interpolant automaton has 11 states. [2018-04-12 12:05:51,372 INFO L276 IsEmpty]: Start isEmpty. Operand 32841 states and 42927 transitions. [2018-04-12 12:05:51,378 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 156 [2018-04-12 12:05:51,378 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:51,378 INFO L355 BasicCegarLoop]: trace histogram [12, 12, 12, 11, 7, 7, 7, 6, 6, 5, 5, 5, 5, 5, 5, 4, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:51,378 INFO L408 AbstractCegarLoop]: === Iteration 25 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:51,378 INFO L82 PathProgramCache]: Analyzing trace with hash -231926562, now seen corresponding path program 1 times [2018-04-12 12:05:51,378 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:51,378 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:51,379 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:51,379 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:51,379 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:51,392 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:51,393 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:51,436 INFO L134 CoverageAnalysis]: Checked inductivity of 498 backedges. 203 proven. 11 refuted. 0 times theorem prover too weak. 284 trivial. 0 not checked. [2018-04-12 12:05:51,436 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:51,436 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 16 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 16 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:51,442 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:51,529 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:51,532 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:51,575 INFO L134 CoverageAnalysis]: Checked inductivity of 498 backedges. 225 proven. 10 refuted. 0 times theorem prover too weak. 263 trivial. 0 not checked. [2018-04-12 12:05:51,592 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:51,592 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [8, 11] total 14 [2018-04-12 12:05:51,592 INFO L442 AbstractCegarLoop]: Interpolant automaton has 14 states [2018-04-12 12:05:51,592 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants. [2018-04-12 12:05:51,592 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=35, Invalid=147, Unknown=0, NotChecked=0, Total=182 [2018-04-12 12:05:51,592 INFO L87 Difference]: Start difference. First operand 32841 states and 42927 transitions. Second operand 14 states. [2018-04-12 12:05:52,052 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:52,052 INFO L93 Difference]: Finished difference Result 31156 states and 40560 transitions. [2018-04-12 12:05:52,053 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 26 states. [2018-04-12 12:05:52,053 INFO L78 Accepts]: Start accepts. Automaton has 14 states. Word has length 155 [2018-04-12 12:05:52,053 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:52,100 INFO L225 Difference]: With dead ends: 31156 [2018-04-12 12:05:52,101 INFO L226 Difference]: Without dead ends: 30760 [2018-04-12 12:05:52,101 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 190 GetRequests, 157 SyntacticMatches, 1 SemanticMatches, 32 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 228 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=275, Invalid=847, Unknown=0, NotChecked=0, Total=1122 [2018-04-12 12:05:52,110 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 30760 states. [2018-04-12 12:05:52,322 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 30760 to 28033. [2018-04-12 12:05:52,323 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 28033 states. [2018-04-12 12:05:52,362 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 28033 states to 28033 states and 35807 transitions. [2018-04-12 12:05:52,363 INFO L78 Accepts]: Start accepts. Automaton has 28033 states and 35807 transitions. Word has length 155 [2018-04-12 12:05:52,363 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:52,363 INFO L459 AbstractCegarLoop]: Abstraction has 28033 states and 35807 transitions. [2018-04-12 12:05:52,363 INFO L460 AbstractCegarLoop]: Interpolant automaton has 14 states. [2018-04-12 12:05:52,363 INFO L276 IsEmpty]: Start isEmpty. Operand 28033 states and 35807 transitions. [2018-04-12 12:05:52,368 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 160 [2018-04-12 12:05:52,369 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:52,369 INFO L355 BasicCegarLoop]: trace histogram [12, 12, 11, 10, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 4, 4, 3, 3, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:52,369 INFO L408 AbstractCegarLoop]: === Iteration 26 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:52,369 INFO L82 PathProgramCache]: Analyzing trace with hash 1167788089, now seen corresponding path program 1 times [2018-04-12 12:05:52,369 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:52,369 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:52,369 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:52,370 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:52,370 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:52,382 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:52,383 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:52,453 INFO L134 CoverageAnalysis]: Checked inductivity of 475 backedges. 126 proven. 7 refuted. 0 times theorem prover too weak. 342 trivial. 0 not checked. [2018-04-12 12:05:52,453 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:52,453 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 17 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 17 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:52,458 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:52,549 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:52,553 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:52,592 INFO L134 CoverageAnalysis]: Checked inductivity of 475 backedges. 126 proven. 7 refuted. 0 times theorem prover too weak. 342 trivial. 0 not checked. [2018-04-12 12:05:52,610 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:52,610 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 9] total 11 [2018-04-12 12:05:52,610 INFO L442 AbstractCegarLoop]: Interpolant automaton has 11 states [2018-04-12 12:05:52,610 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants. [2018-04-12 12:05:52,610 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=87, Unknown=0, NotChecked=0, Total=110 [2018-04-12 12:05:52,610 INFO L87 Difference]: Start difference. First operand 28033 states and 35807 transitions. Second operand 11 states. [2018-04-12 12:05:52,914 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:52,915 INFO L93 Difference]: Finished difference Result 18158 states and 23307 transitions. [2018-04-12 12:05:52,915 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 18 states. [2018-04-12 12:05:52,915 INFO L78 Accepts]: Start accepts. Automaton has 11 states. Word has length 159 [2018-04-12 12:05:52,915 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:53,226 INFO L225 Difference]: With dead ends: 18158 [2018-04-12 12:05:53,227 INFO L226 Difference]: Without dead ends: 17996 [2018-04-12 12:05:53,227 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 185 GetRequests, 162 SyntacticMatches, 2 SemanticMatches, 21 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 79 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=134, Invalid=372, Unknown=0, NotChecked=0, Total=506 [2018-04-12 12:05:53,231 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 17996 states. [2018-04-12 12:05:53,345 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 17996 to 16243. [2018-04-12 12:05:53,346 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 16243 states. [2018-04-12 12:05:53,366 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 16243 states to 16243 states and 20467 transitions. [2018-04-12 12:05:53,366 INFO L78 Accepts]: Start accepts. Automaton has 16243 states and 20467 transitions. Word has length 159 [2018-04-12 12:05:53,366 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:53,366 INFO L459 AbstractCegarLoop]: Abstraction has 16243 states and 20467 transitions. [2018-04-12 12:05:53,366 INFO L460 AbstractCegarLoop]: Interpolant automaton has 11 states. [2018-04-12 12:05:53,366 INFO L276 IsEmpty]: Start isEmpty. Operand 16243 states and 20467 transitions. [2018-04-12 12:05:53,371 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 163 [2018-04-12 12:05:53,371 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:53,371 INFO L355 BasicCegarLoop]: trace histogram [12, 12, 11, 10, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 4, 4, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:53,371 INFO L408 AbstractCegarLoop]: === Iteration 27 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:53,371 INFO L82 PathProgramCache]: Analyzing trace with hash -1233899590, now seen corresponding path program 1 times [2018-04-12 12:05:53,372 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:53,372 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:53,372 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:53,372 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:53,373 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:53,392 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:53,393 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:53,458 INFO L134 CoverageAnalysis]: Checked inductivity of 474 backedges. 162 proven. 14 refuted. 0 times theorem prover too weak. 298 trivial. 0 not checked. [2018-04-12 12:05:53,458 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:53,458 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 18 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 18 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:53,466 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:53,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:53,567 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:53,759 INFO L134 CoverageAnalysis]: Checked inductivity of 474 backedges. 146 proven. 218 refuted. 0 times theorem prover too weak. 110 trivial. 0 not checked. [2018-04-12 12:05:53,783 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:53,783 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [5, 12] total 14 [2018-04-12 12:05:53,783 INFO L442 AbstractCegarLoop]: Interpolant automaton has 15 states [2018-04-12 12:05:53,783 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants. [2018-04-12 12:05:53,783 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=33, Invalid=177, Unknown=0, NotChecked=0, Total=210 [2018-04-12 12:05:53,783 INFO L87 Difference]: Start difference. First operand 16243 states and 20467 transitions. Second operand 15 states. [2018-04-12 12:05:55,338 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:05:55,338 INFO L93 Difference]: Finished difference Result 17414 states and 21978 transitions. [2018-04-12 12:05:55,339 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 53 states. [2018-04-12 12:05:55,339 INFO L78 Accepts]: Start accepts. Automaton has 15 states. Word has length 162 [2018-04-12 12:05:55,339 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:05:55,363 INFO L225 Difference]: With dead ends: 17414 [2018-04-12 12:05:55,363 INFO L226 Difference]: Without dead ends: 17414 [2018-04-12 12:05:55,363 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 235 GetRequests, 164 SyntacticMatches, 8 SemanticMatches, 63 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1221 ImplicationChecksByTransitivity, 0.7s TimeCoverageRelationStatistics Valid=776, Invalid=3384, Unknown=0, NotChecked=0, Total=4160 [2018-04-12 12:05:55,369 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 17414 states. [2018-04-12 12:05:55,702 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 17414 to 16245. [2018-04-12 12:05:55,703 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 16245 states. [2018-04-12 12:05:55,721 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 16245 states to 16245 states and 20471 transitions. [2018-04-12 12:05:55,721 INFO L78 Accepts]: Start accepts. Automaton has 16245 states and 20471 transitions. Word has length 162 [2018-04-12 12:05:55,722 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:05:55,722 INFO L459 AbstractCegarLoop]: Abstraction has 16245 states and 20471 transitions. [2018-04-12 12:05:55,722 INFO L460 AbstractCegarLoop]: Interpolant automaton has 15 states. [2018-04-12 12:05:55,722 INFO L276 IsEmpty]: Start isEmpty. Operand 16245 states and 20471 transitions. [2018-04-12 12:05:55,726 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 163 [2018-04-12 12:05:55,726 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:05:55,726 INFO L355 BasicCegarLoop]: trace histogram [12, 12, 11, 10, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 4, 4, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:05:55,726 INFO L408 AbstractCegarLoop]: === Iteration 28 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:05:55,726 INFO L82 PathProgramCache]: Analyzing trace with hash -1233899589, now seen corresponding path program 1 times [2018-04-12 12:05:55,726 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:05:55,726 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:05:55,727 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:55,727 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:55,727 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:05:55,738 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:55,739 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:05:55,893 INFO L134 CoverageAnalysis]: Checked inductivity of 474 backedges. 69 proven. 272 refuted. 0 times theorem prover too weak. 133 trivial. 0 not checked. [2018-04-12 12:05:55,893 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:05:55,893 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 19 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 19 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:05:55,901 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:05:55,992 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:05:55,997 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:05:56,300 INFO L134 CoverageAnalysis]: Checked inductivity of 474 backedges. 81 proven. 260 refuted. 0 times theorem prover too weak. 133 trivial. 0 not checked. [2018-04-12 12:05:56,317 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:05:56,317 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 15] total 24 [2018-04-12 12:05:56,317 INFO L442 AbstractCegarLoop]: Interpolant automaton has 25 states [2018-04-12 12:05:56,318 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 25 interpolants. [2018-04-12 12:05:56,318 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=67, Invalid=533, Unknown=0, NotChecked=0, Total=600 [2018-04-12 12:05:56,318 INFO L87 Difference]: Start difference. First operand 16245 states and 20471 transitions. Second operand 25 states. [2018-04-12 12:06:01,471 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:06:01,471 INFO L93 Difference]: Finished difference Result 29680 states and 38186 transitions. [2018-04-12 12:06:01,471 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 99 states. [2018-04-12 12:06:01,472 INFO L78 Accepts]: Start accepts. Automaton has 25 states. Word has length 162 [2018-04-12 12:06:01,472 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:06:01,521 INFO L225 Difference]: With dead ends: 29680 [2018-04-12 12:06:01,521 INFO L226 Difference]: Without dead ends: 29680 [2018-04-12 12:06:01,522 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 320 GetRequests, 188 SyntacticMatches, 12 SemanticMatches, 120 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 5235 ImplicationChecksByTransitivity, 2.9s TimeCoverageRelationStatistics Valid=2335, Invalid=12427, Unknown=0, NotChecked=0, Total=14762 [2018-04-12 12:06:01,532 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 29680 states. [2018-04-12 12:06:01,758 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 29680 to 26020. [2018-04-12 12:06:01,759 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 26020 states. [2018-04-12 12:06:02,140 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 26020 states to 26020 states and 32729 transitions. [2018-04-12 12:06:02,140 INFO L78 Accepts]: Start accepts. Automaton has 26020 states and 32729 transitions. Word has length 162 [2018-04-12 12:06:02,141 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:06:02,141 INFO L459 AbstractCegarLoop]: Abstraction has 26020 states and 32729 transitions. [2018-04-12 12:06:02,141 INFO L460 AbstractCegarLoop]: Interpolant automaton has 25 states. [2018-04-12 12:06:02,141 INFO L276 IsEmpty]: Start isEmpty. Operand 26020 states and 32729 transitions. [2018-04-12 12:06:02,145 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 164 [2018-04-12 12:06:02,145 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:06:02,145 INFO L355 BasicCegarLoop]: trace histogram [12, 12, 11, 10, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 4, 4, 3, 3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:06:02,145 INFO L408 AbstractCegarLoop]: === Iteration 29 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:06:02,146 INFO L82 PathProgramCache]: Analyzing trace with hash 403816925, now seen corresponding path program 1 times [2018-04-12 12:06:02,146 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:06:02,146 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:06:02,147 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:06:02,147 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:06:02,147 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:06:02,172 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:06:02,173 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:06:02,300 INFO L134 CoverageAnalysis]: Checked inductivity of 474 backedges. 69 proven. 272 refuted. 0 times theorem prover too weak. 133 trivial. 0 not checked. [2018-04-12 12:06:02,300 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:06:02,301 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 20 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 20 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:06:02,310 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:06:02,408 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:06:02,417 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:06:02,822 INFO L134 CoverageAnalysis]: Checked inductivity of 474 backedges. 81 proven. 260 refuted. 0 times theorem prover too weak. 133 trivial. 0 not checked. [2018-04-12 12:06:02,842 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:06:02,842 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13] total 16 [2018-04-12 12:06:02,842 INFO L442 AbstractCegarLoop]: Interpolant automaton has 16 states [2018-04-12 12:06:02,843 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants. [2018-04-12 12:06:02,843 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=35, Invalid=205, Unknown=0, NotChecked=0, Total=240 [2018-04-12 12:06:02,843 INFO L87 Difference]: Start difference. First operand 26020 states and 32729 transitions. Second operand 16 states. [2018-04-12 12:06:04,560 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:06:04,560 INFO L93 Difference]: Finished difference Result 26225 states and 32935 transitions. [2018-04-12 12:06:04,560 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 62 states. [2018-04-12 12:06:04,560 INFO L78 Accepts]: Start accepts. Automaton has 16 states. Word has length 163 [2018-04-12 12:06:04,561 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:06:04,604 INFO L225 Difference]: With dead ends: 26225 [2018-04-12 12:06:04,604 INFO L226 Difference]: Without dead ends: 26225 [2018-04-12 12:06:04,605 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 271 GetRequests, 176 SyntacticMatches, 22 SemanticMatches, 73 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1751 ImplicationChecksByTransitivity, 0.9s TimeCoverageRelationStatistics Valid=835, Invalid=4715, Unknown=0, NotChecked=0, Total=5550 [2018-04-12 12:06:04,614 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 26225 states. [2018-04-12 12:06:04,803 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 26225 to 24089. [2018-04-12 12:06:04,804 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 24089 states. [2018-04-12 12:06:04,837 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 24089 states to 24089 states and 30255 transitions. [2018-04-12 12:06:04,837 INFO L78 Accepts]: Start accepts. Automaton has 24089 states and 30255 transitions. Word has length 163 [2018-04-12 12:06:04,838 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:06:04,838 INFO L459 AbstractCegarLoop]: Abstraction has 24089 states and 30255 transitions. [2018-04-12 12:06:04,838 INFO L460 AbstractCegarLoop]: Interpolant automaton has 16 states. [2018-04-12 12:06:04,838 INFO L276 IsEmpty]: Start isEmpty. Operand 24089 states and 30255 transitions. [2018-04-12 12:06:04,843 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 171 [2018-04-12 12:06:04,843 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:06:04,843 INFO L355 BasicCegarLoop]: trace histogram [12, 12, 11, 10, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 4, 4, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:06:04,843 INFO L408 AbstractCegarLoop]: === Iteration 30 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:06:04,843 INFO L82 PathProgramCache]: Analyzing trace with hash 1198835182, now seen corresponding path program 1 times [2018-04-12 12:06:04,843 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:06:04,843 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:06:04,844 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:06:04,844 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:06:04,844 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:06:04,866 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:06:04,868 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:06:05,210 INFO L134 CoverageAnalysis]: Checked inductivity of 477 backedges. 66 proven. 290 refuted. 0 times theorem prover too weak. 121 trivial. 0 not checked. [2018-04-12 12:06:05,211 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:06:05,211 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 21 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 21 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:06:05,217 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:06:05,303 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:06:05,311 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:06:05,562 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 1 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 13 treesize of output 10 [2018-04-12 12:06:05,564 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 10 treesize of output 9 [2018-04-12 12:06:05,564 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:05,565 INFO L267 ElimStorePlain]: Start of recursive call 2: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:05,572 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 1 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 13 treesize of output 10 [2018-04-12 12:06:05,573 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 10 treesize of output 9 [2018-04-12 12:06:05,573 INFO L267 ElimStorePlain]: Start of recursive call 5: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:05,574 INFO L267 ElimStorePlain]: Start of recursive call 4: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:05,579 INFO L267 ElimStorePlain]: Start of recursive call 1: 2 dim-2 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:05,579 INFO L202 ElimStorePlain]: Needed 5 recursive calls to eliminate 2 variables, input treesize:33, output treesize:25 [2018-04-12 12:06:05,689 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 19 treesize of output 15 [2018-04-12 12:06:05,695 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 0 new quantified variables, introduced 1 case distinctions, treesize of input 15 treesize of output 12 [2018-04-12 12:06:05,696 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 2 xjuncts. [2018-04-12 12:06:05,699 INFO L267 ElimStorePlain]: Start of recursive call 2: 1 dim-1 vars, End of recursive call: and 2 xjuncts. [2018-04-12 12:06:05,709 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 19 treesize of output 15 [2018-04-12 12:06:05,715 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 0 new quantified variables, introduced 1 case distinctions, treesize of input 15 treesize of output 12 [2018-04-12 12:06:05,715 INFO L267 ElimStorePlain]: Start of recursive call 5: End of recursive call: and 2 xjuncts. [2018-04-12 12:06:05,718 INFO L267 ElimStorePlain]: Start of recursive call 4: 1 dim-1 vars, End of recursive call: and 2 xjuncts. [2018-04-12 12:06:05,728 INFO L267 ElimStorePlain]: Start of recursive call 1: 2 dim-0 vars, 2 dim-2 vars, End of recursive call: and 3 xjuncts. [2018-04-12 12:06:05,728 INFO L202 ElimStorePlain]: Needed 5 recursive calls to eliminate 4 variables, input treesize:43, output treesize:16 [2018-04-12 12:06:05,857 INFO L134 CoverageAnalysis]: Checked inductivity of 477 backedges. 72 proven. 309 refuted. 0 times theorem prover too weak. 96 trivial. 0 not checked. [2018-04-12 12:06:05,876 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:06:05,876 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [21, 22] total 34 [2018-04-12 12:06:05,876 INFO L442 AbstractCegarLoop]: Interpolant automaton has 34 states [2018-04-12 12:06:05,877 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 34 interpolants. [2018-04-12 12:06:05,877 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=93, Invalid=1029, Unknown=0, NotChecked=0, Total=1122 [2018-04-12 12:06:05,877 INFO L87 Difference]: Start difference. First operand 24089 states and 30255 transitions. Second operand 34 states. [2018-04-12 12:06:06,327 WARN L151 SmtUtils]: Spent 339ms on a formula simplification. DAG size of input: 28 DAG size of output 22 [2018-04-12 12:06:09,025 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:06:09,025 INFO L93 Difference]: Finished difference Result 38190 states and 48554 transitions. [2018-04-12 12:06:09,026 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 61 states. [2018-04-12 12:06:09,026 INFO L78 Accepts]: Start accepts. Automaton has 34 states. Word has length 170 [2018-04-12 12:06:09,026 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:06:09,092 INFO L225 Difference]: With dead ends: 38190 [2018-04-12 12:06:09,092 INFO L226 Difference]: Without dead ends: 38190 [2018-04-12 12:06:09,093 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 272 GetRequests, 163 SyntacticMatches, 18 SemanticMatches, 91 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 2455 ImplicationChecksByTransitivity, 2.3s TimeCoverageRelationStatistics Valid=1103, Invalid=7453, Unknown=0, NotChecked=0, Total=8556 [2018-04-12 12:06:09,106 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 38190 states. [2018-04-12 12:06:09,386 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 38190 to 30139. [2018-04-12 12:06:09,386 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 30139 states. [2018-04-12 12:06:09,428 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 30139 states to 30139 states and 37886 transitions. [2018-04-12 12:06:09,429 INFO L78 Accepts]: Start accepts. Automaton has 30139 states and 37886 transitions. Word has length 170 [2018-04-12 12:06:09,429 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:06:09,429 INFO L459 AbstractCegarLoop]: Abstraction has 30139 states and 37886 transitions. [2018-04-12 12:06:09,429 INFO L460 AbstractCegarLoop]: Interpolant automaton has 34 states. [2018-04-12 12:06:09,429 INFO L276 IsEmpty]: Start isEmpty. Operand 30139 states and 37886 transitions. [2018-04-12 12:06:09,433 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 172 [2018-04-12 12:06:09,433 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:06:09,433 INFO L355 BasicCegarLoop]: trace histogram [12, 12, 11, 10, 6, 6, 6, 6, 6, 5, 5, 5, 5, 5, 5, 4, 4, 3, 3, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:06:09,433 INFO L408 AbstractCegarLoop]: === Iteration 31 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:06:09,434 INFO L82 PathProgramCache]: Analyzing trace with hash -1490816471, now seen corresponding path program 1 times [2018-04-12 12:06:09,434 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:06:09,434 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:06:09,434 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:06:09,434 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:06:09,434 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:06:09,450 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:06:09,451 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:06:09,607 INFO L134 CoverageAnalysis]: Checked inductivity of 476 backedges. 10 proven. 333 refuted. 0 times theorem prover too weak. 133 trivial. 0 not checked. [2018-04-12 12:06:09,607 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:06:09,607 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 22 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 22 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:06:09,612 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:06:09,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:06:09,685 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:06:09,796 INFO L700 Elim1Store]: detected not equals via solver [2018-04-12 12:06:09,796 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 1 select indices, 1 select index equivalence classes, 1 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 12 treesize of output 5 [2018-04-12 12:06:09,796 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:09,799 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-0 vars, 1 dim-1 vars, End of recursive call: 1 dim-0 vars, and 1 xjuncts. [2018-04-12 12:06:09,799 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 2 variables, input treesize:15, output treesize:9 [2018-04-12 12:06:09,842 INFO L700 Elim1Store]: detected not equals via solver [2018-04-12 12:06:09,842 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 1 select indices, 1 select index equivalence classes, 1 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 12 treesize of output 5 [2018-04-12 12:06:09,864 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:09,867 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-0 vars, 1 dim-1 vars, End of recursive call: 1 dim-0 vars, and 1 xjuncts. [2018-04-12 12:06:09,867 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 2 variables, input treesize:15, output treesize:9 [2018-04-12 12:06:09,897 INFO L700 Elim1Store]: detected not equals via solver [2018-04-12 12:06:09,898 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 1 select indices, 1 select index equivalence classes, 1 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 12 treesize of output 5 [2018-04-12 12:06:09,898 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:09,900 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-0 vars, 1 dim-1 vars, End of recursive call: 1 dim-0 vars, and 1 xjuncts. [2018-04-12 12:06:09,900 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 2 variables, input treesize:15, output treesize:9 [2018-04-12 12:06:09,929 INFO L700 Elim1Store]: detected not equals via solver [2018-04-12 12:06:09,929 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 1 select indices, 1 select index equivalence classes, 1 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 12 treesize of output 5 [2018-04-12 12:06:09,930 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:09,932 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-0 vars, 1 dim-1 vars, End of recursive call: 1 dim-0 vars, and 1 xjuncts. [2018-04-12 12:06:09,932 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 2 variables, input treesize:15, output treesize:9 [2018-04-12 12:06:10,261 INFO L700 Elim1Store]: detected not equals via solver [2018-04-12 12:06:10,262 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 1 select indices, 1 select index equivalence classes, 1 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 12 treesize of output 5 [2018-04-12 12:06:10,262 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:10,264 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-0 vars, 1 dim-1 vars, End of recursive call: 1 dim-0 vars, and 1 xjuncts. [2018-04-12 12:06:10,264 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 2 variables, input treesize:15, output treesize:9 [2018-04-12 12:06:10,321 WARN L1033 $PredicateComparison]: unable to prove that (exists ((~__U_MULTI_flockfree_____true_valid_memsafety_i__garbage~0.base Int)) (and (= (select |c_old(#valid)| ~__U_MULTI_flockfree_____true_valid_memsafety_i__garbage~0.base) 0) (= |c_#valid| (store |c_old(#valid)| ~__U_MULTI_flockfree_____true_valid_memsafety_i__garbage~0.base 0)))) is different from true [2018-04-12 12:06:10,382 INFO L134 CoverageAnalysis]: Checked inductivity of 476 backedges. 22 proven. 319 refuted. 0 times theorem prover too weak. 133 trivial. 2 not checked. [2018-04-12 12:06:10,410 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:06:10,410 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [14, 15] total 25 [2018-04-12 12:06:10,410 INFO L442 AbstractCegarLoop]: Interpolant automaton has 26 states [2018-04-12 12:06:10,410 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 26 interpolants. [2018-04-12 12:06:10,411 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=69, Invalid=534, Unknown=1, NotChecked=46, Total=650 [2018-04-12 12:06:10,411 INFO L87 Difference]: Start difference. First operand 30139 states and 37886 transitions. Second operand 26 states. [2018-04-12 12:06:12,764 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:06:12,764 INFO L93 Difference]: Finished difference Result 49268 states and 62584 transitions. [2018-04-12 12:06:12,764 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 50 states. [2018-04-12 12:06:12,764 INFO L78 Accepts]: Start accepts. Automaton has 26 states. Word has length 171 [2018-04-12 12:06:12,765 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:06:12,851 INFO L225 Difference]: With dead ends: 49268 [2018-04-12 12:06:12,851 INFO L226 Difference]: Without dead ends: 49244 [2018-04-12 12:06:12,852 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 246 GetRequests, 162 SyntacticMatches, 15 SemanticMatches, 69 ConstructedPredicates, 1 IntricatePredicates, 2 DeprecatedPredicates, 1500 ImplicationChecksByTransitivity, 1.1s TimeCoverageRelationStatistics Valid=585, Invalid=4248, Unknown=1, NotChecked=136, Total=4970 [2018-04-12 12:06:12,869 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 49244 states. [2018-04-12 12:06:13,270 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 49244 to 47369. [2018-04-12 12:06:13,271 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 47369 states. [2018-04-12 12:06:13,339 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 47369 states to 47369 states and 60129 transitions. [2018-04-12 12:06:13,339 INFO L78 Accepts]: Start accepts. Automaton has 47369 states and 60129 transitions. Word has length 171 [2018-04-12 12:06:13,339 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:06:13,339 INFO L459 AbstractCegarLoop]: Abstraction has 47369 states and 60129 transitions. [2018-04-12 12:06:13,339 INFO L460 AbstractCegarLoop]: Interpolant automaton has 26 states. [2018-04-12 12:06:13,339 INFO L276 IsEmpty]: Start isEmpty. Operand 47369 states and 60129 transitions. [2018-04-12 12:06:13,345 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 174 [2018-04-12 12:06:13,345 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:06:13,345 INFO L355 BasicCegarLoop]: trace histogram [13, 13, 13, 12, 8, 8, 8, 7, 7, 6, 5, 5, 5, 5, 5, 4, 4, 3, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:06:13,345 INFO L408 AbstractCegarLoop]: === Iteration 32 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:06:13,345 INFO L82 PathProgramCache]: Analyzing trace with hash -706197154, now seen corresponding path program 1 times [2018-04-12 12:06:13,345 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:06:13,345 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:06:13,346 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:06:13,346 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:06:13,346 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:06:13,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:06:13,361 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:06:13,958 INFO L134 CoverageAnalysis]: Checked inductivity of 600 backedges. 106 proven. 461 refuted. 0 times theorem prover too weak. 33 trivial. 0 not checked. [2018-04-12 12:06:13,958 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:06:13,958 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 23 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 23 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:06:14,153 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:06:14,218 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:06:14,225 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:06:14,362 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 1 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 13 treesize of output 10 [2018-04-12 12:06:14,364 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 10 treesize of output 9 [2018-04-12 12:06:14,364 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,365 INFO L267 ElimStorePlain]: Start of recursive call 2: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,371 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 1 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 13 treesize of output 10 [2018-04-12 12:06:14,373 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 10 treesize of output 9 [2018-04-12 12:06:14,373 INFO L267 ElimStorePlain]: Start of recursive call 5: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,374 INFO L267 ElimStorePlain]: Start of recursive call 4: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,378 INFO L267 ElimStorePlain]: Start of recursive call 1: 2 dim-2 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,378 INFO L202 ElimStorePlain]: Needed 5 recursive calls to eliminate 2 variables, input treesize:36, output treesize:28 [2018-04-12 12:06:14,613 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 17 treesize of output 13 [2018-04-12 12:06:14,614 INFO L682 Elim1Store]: detected equality via solver [2018-04-12 12:06:14,614 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 13 treesize of output 9 [2018-04-12 12:06:14,614 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,616 INFO L267 ElimStorePlain]: Start of recursive call 2: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,619 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 17 treesize of output 13 [2018-04-12 12:06:14,620 INFO L682 Elim1Store]: detected equality via solver [2018-04-12 12:06:14,620 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 13 treesize of output 9 [2018-04-12 12:06:14,620 INFO L267 ElimStorePlain]: Start of recursive call 5: End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,622 INFO L267 ElimStorePlain]: Start of recursive call 4: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,623 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-0 vars, 2 dim-2 vars, End of recursive call: and 1 xjuncts. [2018-04-12 12:06:14,623 INFO L202 ElimStorePlain]: Needed 5 recursive calls to eliminate 3 variables, input treesize:33, output treesize:7 [2018-04-12 12:06:14,771 INFO L134 CoverageAnalysis]: Checked inductivity of 600 backedges. 132 proven. 438 refuted. 0 times theorem prover too weak. 30 trivial. 0 not checked. [2018-04-12 12:06:14,789 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:06:14,789 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [31, 30] total 46 [2018-04-12 12:06:14,789 INFO L442 AbstractCegarLoop]: Interpolant automaton has 46 states [2018-04-12 12:06:14,790 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 46 interpolants. [2018-04-12 12:06:14,790 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=134, Invalid=1936, Unknown=0, NotChecked=0, Total=2070 [2018-04-12 12:06:14,790 INFO L87 Difference]: Start difference. First operand 47369 states and 60129 transitions. Second operand 46 states. [2018-04-12 12:06:22,331 WARN L151 SmtUtils]: Spent 101ms on a formula simplification. DAG size of input: 65 DAG size of output 56 [2018-04-12 12:06:26,868 WARN L151 SmtUtils]: Spent 620ms on a formula simplification. DAG size of input: 81 DAG size of output 57 [2018-04-12 12:07:01,903 WARN L151 SmtUtils]: Spent 144ms on a formula simplification. DAG size of input: 64 DAG size of output 50 [2018-04-12 12:07:02,452 WARN L151 SmtUtils]: Spent 108ms on a formula simplification. DAG size of input: 63 DAG size of output 52 [2018-04-12 12:07:10,495 WARN L151 SmtUtils]: Spent 272ms on a formula simplification. DAG size of input: 48 DAG size of output 47 [2018-04-12 12:07:14,964 WARN L151 SmtUtils]: Spent 268ms on a formula simplification. DAG size of input: 64 DAG size of output 59 [2018-04-12 12:07:20,313 WARN L151 SmtUtils]: Spent 255ms on a formula simplification. DAG size of input: 17 DAG size of output 16 [2018-04-12 12:07:33,446 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:07:33,446 INFO L93 Difference]: Finished difference Result 653924 states and 908912 transitions. [2018-04-12 12:07:33,447 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 794 states. [2018-04-12 12:07:33,447 INFO L78 Accepts]: Start accepts. Automaton has 46 states. Word has length 173 [2018-04-12 12:07:33,447 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:07:35,018 INFO L225 Difference]: With dead ends: 653924 [2018-04-12 12:07:35,018 INFO L226 Difference]: Without dead ends: 638832 [2018-04-12 12:07:35,041 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 1174 GetRequests, 329 SyntacticMatches, 17 SemanticMatches, 828 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 321892 ImplicationChecksByTransitivity, 44.6s TimeCoverageRelationStatistics Valid=39933, Invalid=648137, Unknown=0, NotChecked=0, Total=688070 [2018-04-12 12:07:35,289 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 638832 states. [2018-04-12 12:07:42,116 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 638832 to 473679. [2018-04-12 12:07:42,116 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 473679 states. [2018-04-12 12:07:42,952 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 473679 states to 473679 states and 595846 transitions. [2018-04-12 12:07:42,952 INFO L78 Accepts]: Start accepts. Automaton has 473679 states and 595846 transitions. Word has length 173 [2018-04-12 12:07:42,952 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 12:07:42,953 INFO L459 AbstractCegarLoop]: Abstraction has 473679 states and 595846 transitions. [2018-04-12 12:07:42,953 INFO L460 AbstractCegarLoop]: Interpolant automaton has 46 states. [2018-04-12 12:07:42,953 INFO L276 IsEmpty]: Start isEmpty. Operand 473679 states and 595846 transitions. [2018-04-12 12:07:42,979 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 194 [2018-04-12 12:07:42,979 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 12:07:42,979 INFO L355 BasicCegarLoop]: trace histogram [14, 14, 13, 12, 7, 7, 7, 7, 7, 6, 6, 6, 6, 6, 5, 5, 4, 3, 3, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 12:07:42,979 INFO L408 AbstractCegarLoop]: === Iteration 33 === [__U_MULTI_flockfree_____true_valid_memsafety_i__pushErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr6RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr7RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__pushErr4RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr3RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr1RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr5RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr0RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr2RequiresViolation, __U_MULTI_flockfree_____true_valid_memsafety_i__popErr4RequiresViolation, mainErr1RequiresViolation, mainErr4EnsuresViolationMEMORY_LEAK, mainErr2AssertViolationMEMORY_FREE, mainErr0RequiresViolation, mainErr3AssertViolationMEMORY_FREE]=== [2018-04-12 12:07:42,979 INFO L82 PathProgramCache]: Analyzing trace with hash 1226987177, now seen corresponding path program 1 times [2018-04-12 12:07:42,980 INFO L213 ckRefinementStrategy]: Switched to mode SMTINTERPOL_TREE_INTERPOLANTS [2018-04-12 12:07:42,980 INFO L68 tionRefinementEngine]: Using refinement strategy CamelRefinementStrategy [2018-04-12 12:07:42,980 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:07:42,980 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:07:42,980 INFO L119 rtionOrderModulation]: Craig nested/tree interpolation forces the following order [2018-04-12 12:07:42,999 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:07:43,000 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 12:07:43,117 INFO L134 CoverageAnalysis]: Checked inductivity of 659 backedges. 331 proven. 64 refuted. 0 times theorem prover too weak. 264 trivial. 0 not checked. [2018-04-12 12:07:43,118 INFO L308 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-04-12 12:07:43,118 INFO L213 ckRefinementStrategy]: Switched to mode Z3_FP No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 24 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 24 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-04-12 12:07:43,126 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-04-12 12:07:46,769 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 12:07:46,773 INFO L270 TraceCheckSpWp]: Computing forward predicates... [2018-04-12 12:07:46,938 INFO L134 CoverageAnalysis]: Checked inductivity of 659 backedges. 379 proven. 16 refuted. 0 times theorem prover too weak. 264 trivial. 0 not checked. [2018-04-12 12:07:46,969 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-04-12 12:07:46,969 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [12, 9] total 17 [2018-04-12 12:07:46,969 INFO L442 AbstractCegarLoop]: Interpolant automaton has 17 states [2018-04-12 12:07:46,970 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 17 interpolants. [2018-04-12 12:07:46,970 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=226, Unknown=0, NotChecked=0, Total=272 [2018-04-12 12:07:46,970 INFO L87 Difference]: Start difference. First operand 473679 states and 595846 transitions. Second operand 17 states. [2018-04-12 12:08:02,030 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 12:08:02,031 INFO L93 Difference]: Finished difference Result 1214954 states and 1666502 transitions. [2018-04-12 12:08:02,031 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 235 states. [2018-04-12 12:08:02,031 INFO L78 Accepts]: Start accepts. Automaton has 17 states. Word has length 193 [2018-04-12 12:08:02,031 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 12:08:05,101 INFO L225 Difference]: With dead ends: 1214954 [2018-04-12 12:08:05,101 INFO L226 Difference]: Without dead ends: 1175251 [2018-04-12 12:08:05,103 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 536 GetRequests, 296 SyntacticMatches, 2 SemanticMatches, 238 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 25531 ImplicationChecksByTransitivity, 2.9s TimeCoverageRelationStatistics Valid=4439, Invalid=52921, Unknown=0, NotChecked=0, Total=57360 [2018-04-12 12:08:05,512 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1175251 states. [2018-04-12 12:08:28,507 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1175251 to 1105633. [2018-04-12 12:08:28,507 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1105633 states.