java -Xmx6000000000 -jar ./plugins/org.eclipse.equinox.launcher_1.3.100.v20150511-1540.jar -data ./data --generate-csv --csv-dir ../../../releaseScripts/default/UAutomizer-linux/csv --cacsl2boogietranslator.bitprecise.bitfields false -tc ../../../trunk/examples/toolchains/AutomizerC.xml -s ../../../trunk/examples/settings/cade18-smtinterpol/svcomp-DerefFreeMemtrack-32bit-Automizer_SmtInterpol_Array.epf -i ../../../trunk/examples/svcomp/array-memsafety/diff-alloca_true-valid-memsafety_true-termination.i -------------------------------------------------------------------------------- This is Ultimate 0.1.23-408c70d-m [2018-04-12 19:59:42,317 INFO L170 SettingsManager]: Resetting all preferences to default values... [2018-04-12 19:59:42,318 INFO L174 SettingsManager]: Resetting UltimateCore preferences to default values [2018-04-12 19:59:42,332 INFO L177 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2018-04-12 19:59:42,333 INFO L174 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2018-04-12 19:59:42,333 INFO L174 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2018-04-12 19:59:42,334 INFO L174 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2018-04-12 19:59:42,336 INFO L174 SettingsManager]: Resetting LassoRanker preferences to default values [2018-04-12 19:59:42,338 INFO L174 SettingsManager]: Resetting Reaching Definitions preferences to default values [2018-04-12 19:59:42,339 INFO L174 SettingsManager]: Resetting SyntaxChecker preferences to default values [2018-04-12 19:59:42,340 INFO L177 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2018-04-12 19:59:42,340 INFO L174 SettingsManager]: Resetting LTL2Aut preferences to default values [2018-04-12 19:59:42,341 INFO L174 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2018-04-12 19:59:42,342 INFO L174 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2018-04-12 19:59:42,342 INFO L174 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2018-04-12 19:59:42,344 INFO L174 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2018-04-12 19:59:42,346 INFO L174 SettingsManager]: Resetting CodeCheck preferences to default values [2018-04-12 19:59:42,348 INFO L174 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2018-04-12 19:59:42,349 INFO L174 SettingsManager]: Resetting RCFGBuilder preferences to default values [2018-04-12 19:59:42,350 INFO L174 SettingsManager]: Resetting TraceAbstraction preferences to default values [2018-04-12 19:59:42,351 INFO L177 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2018-04-12 19:59:42,352 INFO L177 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2018-04-12 19:59:42,352 INFO L174 SettingsManager]: Resetting IcfgTransformer preferences to default values [2018-04-12 19:59:42,353 INFO L174 SettingsManager]: Resetting Boogie Printer preferences to default values [2018-04-12 19:59:42,354 INFO L174 SettingsManager]: Resetting Witness Printer preferences to default values [2018-04-12 19:59:42,354 INFO L177 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2018-04-12 19:59:42,355 INFO L174 SettingsManager]: Resetting CDTParser preferences to default values [2018-04-12 19:59:42,355 INFO L174 SettingsManager]: Resetting PEA to Boogie preferences to default values [2018-04-12 19:59:42,356 INFO L177 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2018-04-12 19:59:42,356 INFO L174 SettingsManager]: Resetting Witness Parser preferences to default values [2018-04-12 19:59:42,357 INFO L181 SettingsManager]: Finished resetting all preferences to default values... [2018-04-12 19:59:42,357 INFO L98 SettingsManager]: Beginning loading settings from /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/settings/cade18-smtinterpol/svcomp-DerefFreeMemtrack-32bit-Automizer_SmtInterpol_Array.epf [2018-04-12 19:59:42,366 INFO L110 SettingsManager]: Loading preferences was successful [2018-04-12 19:59:42,366 INFO L112 SettingsManager]: Preferences different from defaults after loading the file: [2018-04-12 19:59:42,367 INFO L131 SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults: [2018-04-12 19:59:42,368 INFO L133 SettingsManager]: * Create parallel compositions if possible=false [2018-04-12 19:59:42,368 INFO L133 SettingsManager]: * Use SBE=true [2018-04-12 19:59:42,368 INFO L131 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2018-04-12 19:59:42,368 INFO L133 SettingsManager]: * sizeof long=4 [2018-04-12 19:59:42,368 INFO L133 SettingsManager]: * Check unreachability of error function in SV-COMP mode=false [2018-04-12 19:59:42,369 INFO L133 SettingsManager]: * Overapproximate operations on floating types=true [2018-04-12 19:59:42,369 INFO L133 SettingsManager]: * sizeof POINTER=4 [2018-04-12 19:59:42,369 INFO L133 SettingsManager]: * Check division by zero=IGNORE [2018-04-12 19:59:42,369 INFO L133 SettingsManager]: * Check for the main procedure if all allocated memory was freed=true [2018-04-12 19:59:42,369 INFO L133 SettingsManager]: * Bitprecise bitfields=true [2018-04-12 19:59:42,369 INFO L133 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2018-04-12 19:59:42,369 INFO L133 SettingsManager]: * sizeof long double=12 [2018-04-12 19:59:42,370 INFO L131 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2018-04-12 19:59:42,370 INFO L133 SettingsManager]: * Size of a code block=SequenceOfStatements [2018-04-12 19:59:42,370 INFO L133 SettingsManager]: * To the following directory=./dump/ [2018-04-12 19:59:42,370 INFO L133 SettingsManager]: * SMT solver=External_DefaultMode [2018-04-12 19:59:42,370 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-04-12 19:59:42,370 INFO L131 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2018-04-12 19:59:42,370 INFO L133 SettingsManager]: * Compute Interpolants along a Counterexample=Craig_TreeInterpolation Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Bitprecise bitfields -> false [2018-04-12 19:59:42,402 INFO L81 nceAwareModelManager]: Repository-Root is: /tmp [2018-04-12 19:59:42,411 INFO L266 ainManager$Toolchain]: [Toolchain 1]: Parser(s) successfully (re)initialized [2018-04-12 19:59:42,414 INFO L222 ainManager$Toolchain]: [Toolchain 1]: Toolchain data selected. [2018-04-12 19:59:42,416 INFO L271 PluginConnector]: Initializing CDTParser... [2018-04-12 19:59:42,416 INFO L276 PluginConnector]: CDTParser initialized [2018-04-12 19:59:42,417 INFO L431 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/svcomp/array-memsafety/diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,702 INFO L225 CDTParser]: Created temporary CDT project at /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/data/FLAGda708407d [2018-04-12 19:59:42,838 INFO L287 CDTParser]: IsIndexed: true [2018-04-12 19:59:42,838 INFO L288 CDTParser]: Found 1 translation units. [2018-04-12 19:59:42,839 INFO L168 CDTParser]: Scanning diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,846 INFO L210 ultiparseSymbolTable]: Include resolver: [2018-04-12 19:59:42,847 INFO L215 ultiparseSymbolTable]: [2018-04-12 19:59:42,847 INFO L218 ultiparseSymbolTable]: Function table: [2018-04-12 19:59:42,847 INFO L221 ultiparseSymbolTable]: Function definition of null ('main') in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,847 INFO L221 ultiparseSymbolTable]: Function definition of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____bswap_32 ('__bswap_32') in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,847 INFO L221 ultiparseSymbolTable]: Function definition of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____bswap_64 ('__bswap_64') in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,847 INFO L221 ultiparseSymbolTable]: Function definition of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff ('diff') in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,847 INFO L227 ultiparseSymbolTable]: Global variable table: [2018-04-12 19:59:42,847 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____fsfilcnt64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__ino_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__int32_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_int64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____ssize_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____mode_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____socklen_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____nlink_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____int8_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____timer_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__size_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__off_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____intptr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,848 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__key_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____fsword_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____u_short in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____uint64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__caddr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__timer_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__mode_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____sig_atomic_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_short in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__nlink_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__gid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__fsfilcnt_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____blkcnt64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____uid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__ssize_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__loff_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__id_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__uint in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,849 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_rwlock_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_condattr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____u_int in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____useconds_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__fd_set in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____qaddr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____dev_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____rlim64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____fsblkcnt_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____blksize_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,850 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__time_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_key_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__fsid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__dev_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____blkcnt_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____clock_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_mutex_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__int64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____WAIT_STATUS in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____syscall_slong_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,851 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__register_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____daddr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____fsfilcnt_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_barrierattr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____uint8_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____time_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__int8_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__ushort in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_quad_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____key_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,852 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__ldiv_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____int64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__clock_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__daddr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____uint16_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_char in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____u_long in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____gid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__blkcnt_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____int16_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____loff_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__suseconds_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,853 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____sigset_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__fd_mask in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_int32_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__sigset_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____ino_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_long in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____ino64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____caddr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____off_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____fsid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__ulong in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,854 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_rwlockattr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____uint32_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_int8_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__wchar_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__lldiv_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__uid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__int16_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____clockid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__div_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__blksize_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_spinlock_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,855 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__clockid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__fsblkcnt_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__quad_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____fd_mask in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____id_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_int16_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____syscall_ulong_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_cond_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_once_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____int32_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____rlim_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____fsblkcnt64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____pid_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__u_int in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____pthread_list_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_mutexattr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____u_char in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_barrier_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,856 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__pthread_attr_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,857 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____off64_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,857 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____suseconds_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,857 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____quad_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,857 INFO L230 ultiparseSymbolTable]: Global variable declaration of __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____u_quad_t in diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:42,869 INFO L330 CDTParser]: Deleted temporary CDT project at /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/data/FLAGda708407d [2018-04-12 19:59:42,872 INFO L304 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2018-04-12 19:59:42,873 INFO L131 ToolchainWalker]: Walking toolchain with 4 elements. [2018-04-12 19:59:42,874 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2018-04-12 19:59:42,874 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2018-04-12 19:59:42,877 INFO L276 PluginConnector]: CACSL2BoogieTranslator initialized [2018-04-12 19:59:42,878 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 12.04 07:59:42" (1/1) ... [2018-04-12 19:59:42,880 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@7451d7e4 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:42, skipping insertion in model container [2018-04-12 19:59:42,880 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 12.04 07:59:42" (1/1) ... [2018-04-12 19:59:42,890 INFO L167 Dispatcher]: Using SV-COMP mode [2018-04-12 19:59:42,911 INFO L167 Dispatcher]: Using SV-COMP mode [2018-04-12 19:59:43,030 INFO L175 PostProcessor]: Settings: Checked method=main [2018-04-12 19:59:43,070 INFO L175 PostProcessor]: Settings: Checked method=main [2018-04-12 19:59:43,076 INFO L100 SccComputation]: Graph consists of 0 InCaSumBalls and 112 non ball SCCs. Number of states in SCCs 112. [2018-04-12 19:59:43,102 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43 WrapperNode [2018-04-12 19:59:43,103 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2018-04-12 19:59:43,103 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2018-04-12 19:59:43,103 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2018-04-12 19:59:43,103 INFO L276 PluginConnector]: Boogie Preprocessor initialized [2018-04-12 19:59:43,111 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (1/1) ... [2018-04-12 19:59:43,111 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (1/1) ... [2018-04-12 19:59:43,121 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (1/1) ... [2018-04-12 19:59:43,122 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (1/1) ... [2018-04-12 19:59:43,129 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (1/1) ... [2018-04-12 19:59:43,133 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (1/1) ... [2018-04-12 19:59:43,135 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (1/1) ... [2018-04-12 19:59:43,139 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2018-04-12 19:59:43,139 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2018-04-12 19:59:43,139 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2018-04-12 19:59:43,139 INFO L276 PluginConnector]: RCFGBuilder initialized [2018-04-12 19:59:43,140 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (1/1) ... No working directory specified, using /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-04-12 19:59:43,229 INFO L136 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2018-04-12 19:59:43,229 INFO L136 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2018-04-12 19:59:43,229 INFO L136 BoogieDeclarations]: Found implementation of procedure __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____bswap_32 [2018-04-12 19:59:43,229 INFO L136 BoogieDeclarations]: Found implementation of procedure __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____bswap_64 [2018-04-12 19:59:43,229 INFO L136 BoogieDeclarations]: Found implementation of procedure __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff [2018-04-12 19:59:43,229 INFO L136 BoogieDeclarations]: Found implementation of procedure main [2018-04-12 19:59:43,229 INFO L128 BoogieDeclarations]: Found specification of procedure __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____bswap_32 [2018-04-12 19:59:43,229 INFO L128 BoogieDeclarations]: Found specification of procedure __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i____bswap_64 [2018-04-12 19:59:43,229 INFO L128 BoogieDeclarations]: Found specification of procedure __ctype_get_mb_cur_max [2018-04-12 19:59:43,229 INFO L128 BoogieDeclarations]: Found specification of procedure atof [2018-04-12 19:59:43,229 INFO L128 BoogieDeclarations]: Found specification of procedure atoi [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure atol [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure atoll [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure strtod [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure strtof [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure strtold [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure strtol [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure strtoul [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure strtoq [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure strtouq [2018-04-12 19:59:43,230 INFO L128 BoogieDeclarations]: Found specification of procedure strtoll [2018-04-12 19:59:43,231 INFO L128 BoogieDeclarations]: Found specification of procedure strtoull [2018-04-12 19:59:43,231 INFO L128 BoogieDeclarations]: Found specification of procedure l64a [2018-04-12 19:59:43,231 INFO L128 BoogieDeclarations]: Found specification of procedure a64l [2018-04-12 19:59:43,231 INFO L128 BoogieDeclarations]: Found specification of procedure select [2018-04-12 19:59:43,231 INFO L128 BoogieDeclarations]: Found specification of procedure pselect [2018-04-12 19:59:43,231 INFO L128 BoogieDeclarations]: Found specification of procedure gnu_dev_major [2018-04-12 19:59:43,231 INFO L128 BoogieDeclarations]: Found specification of procedure gnu_dev_minor [2018-04-12 19:59:43,231 INFO L128 BoogieDeclarations]: Found specification of procedure gnu_dev_makedev [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure random [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure srandom [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure initstate [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure setstate [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure random_r [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure srandom_r [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure initstate_r [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure setstate_r [2018-04-12 19:59:43,232 INFO L128 BoogieDeclarations]: Found specification of procedure rand [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure srand [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure rand_r [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure drand48 [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure erand48 [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure lrand48 [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure nrand48 [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure mrand48 [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure jrand48 [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure srand48 [2018-04-12 19:59:43,233 INFO L128 BoogieDeclarations]: Found specification of procedure seed48 [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure lcong48 [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure drand48_r [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure erand48_r [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure lrand48_r [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure nrand48_r [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure mrand48_r [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure jrand48_r [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure srand48_r [2018-04-12 19:59:43,234 INFO L128 BoogieDeclarations]: Found specification of procedure seed48_r [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure lcong48_r [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure malloc [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure calloc [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure realloc [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure free [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure cfree [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure alloca [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure valloc [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure posix_memalign [2018-04-12 19:59:43,235 INFO L128 BoogieDeclarations]: Found specification of procedure abort [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure atexit [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure on_exit [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure exit [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure _Exit [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure getenv [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure putenv [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure setenv [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure unsetenv [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure clearenv [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure mktemp [2018-04-12 19:59:43,236 INFO L128 BoogieDeclarations]: Found specification of procedure mkstemp [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure mkstemps [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure mkdtemp [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure system [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure realpath [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure bsearch [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure qsort [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure abs [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure labs [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure llabs [2018-04-12 19:59:43,237 INFO L128 BoogieDeclarations]: Found specification of procedure div [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure ldiv [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure lldiv [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure ecvt [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure fcvt [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure gcvt [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure qecvt [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure qfcvt [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure qgcvt [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure ecvt_r [2018-04-12 19:59:43,238 INFO L128 BoogieDeclarations]: Found specification of procedure fcvt_r [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure qecvt_r [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure qfcvt_r [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure mblen [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure mbtowc [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure wctomb [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure mbstowcs [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure wcstombs [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure rpmatch [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure getsubopt [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure getloadavg [2018-04-12 19:59:43,239 INFO L128 BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_int [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure read~int [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure write~int [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure main [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure #Ultimate.alloc [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2018-04-12 19:59:43,240 INFO L128 BoogieDeclarations]: Found specification of procedure write~unchecked~int [2018-04-12 19:59:43,519 INFO L259 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2018-04-12 19:59:43,520 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 12.04 07:59:43 BoogieIcfgContainer [2018-04-12 19:59:43,520 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2018-04-12 19:59:43,520 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2018-04-12 19:59:43,520 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2018-04-12 19:59:43,523 INFO L276 PluginConnector]: TraceAbstraction initialized [2018-04-12 19:59:43,523 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 12.04 07:59:42" (1/3) ... [2018-04-12 19:59:43,523 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@2bf0f570 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 12.04 07:59:43, skipping insertion in model container [2018-04-12 19:59:43,523 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 12.04 07:59:43" (2/3) ... [2018-04-12 19:59:43,524 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@2bf0f570 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 12.04 07:59:43, skipping insertion in model container [2018-04-12 19:59:43,524 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 12.04 07:59:43" (3/3) ... [2018-04-12 19:59:43,525 INFO L107 eAbstractionObserver]: Analyzing ICFG diff-alloca_true-valid-memsafety_true-termination.i [2018-04-12 19:59:43,531 INFO L131 ceAbstractionStarter]: Automizer settings: Hoare:false NWA Interpolation:Craig_TreeInterpolation Determinization: PREDICATE_ABSTRACTION [2018-04-12 19:59:43,536 INFO L143 ceAbstractionStarter]: Appying trace abstraction to program that has 9 error locations. [2018-04-12 19:59:43,559 INFO L128 ementStrategyFactory]: Using default assertion order modulation [2018-04-12 19:59:43,560 INFO L369 AbstractCegarLoop]: Interprodecural is true [2018-04-12 19:59:43,560 INFO L370 AbstractCegarLoop]: Hoare is false [2018-04-12 19:59:43,560 INFO L371 AbstractCegarLoop]: Compute interpolants for Craig_TreeInterpolation [2018-04-12 19:59:43,560 INFO L372 AbstractCegarLoop]: Backedges is CANONICAL [2018-04-12 19:59:43,560 INFO L373 AbstractCegarLoop]: Determinization is PREDICATE_ABSTRACTION [2018-04-12 19:59:43,560 INFO L374 AbstractCegarLoop]: Difference is false [2018-04-12 19:59:43,560 INFO L375 AbstractCegarLoop]: Minimize is MINIMIZE_SEVPA [2018-04-12 19:59:43,560 INFO L380 AbstractCegarLoop]: ======== Iteration 0==of CEGAR loop == AllErrorsAtOnce======== [2018-04-12 19:59:43,561 INFO L87 2NestedWordAutomaton]: Mode: main mode - execution starts in main procedure [2018-04-12 19:59:43,569 INFO L276 IsEmpty]: Start isEmpty. Operand 50 states. [2018-04-12 19:59:43,576 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 22 [2018-04-12 19:59:43,576 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:43,577 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:43,577 INFO L408 AbstractCegarLoop]: === Iteration 1 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:43,580 INFO L82 PathProgramCache]: Analyzing trace with hash 1884904866, now seen corresponding path program 1 times [2018-04-12 19:59:43,610 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:43,653 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:43,658 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:43,765 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:43,767 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:43,768 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-04-12 19:59:43,769 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:43,769 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:43,769 INFO L182 omatonBuilderFactory]: Interpolants [53#true, 54#false, 55#(= (select |#valid| |main_#t~malloc10.base|) 1), 56#(= 1 (select |#valid| main_~A~0.base)), 57#(= 1 (select |#valid| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~A.base|)), 58#(= 1 (select |#valid| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.base))] [2018-04-12 19:59:43,770 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:43,771 INFO L442 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-04-12 19:59:43,783 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-04-12 19:59:43,783 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=9, Invalid=21, Unknown=0, NotChecked=0, Total=30 [2018-04-12 19:59:43,785 INFO L87 Difference]: Start difference. First operand 50 states. Second operand 6 states. [2018-04-12 19:59:43,909 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:43,909 INFO L93 Difference]: Finished difference Result 48 states and 53 transitions. [2018-04-12 19:59:43,910 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-04-12 19:59:43,910 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 21 [2018-04-12 19:59:43,911 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:43,918 INFO L225 Difference]: With dead ends: 48 [2018-04-12 19:59:43,918 INFO L226 Difference]: Without dead ends: 45 [2018-04-12 19:59:43,920 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 9 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 6 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=17, Invalid=39, Unknown=0, NotChecked=0, Total=56 [2018-04-12 19:59:43,931 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 45 states. [2018-04-12 19:59:43,944 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 45 to 45. [2018-04-12 19:59:43,945 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 45 states. [2018-04-12 19:59:43,946 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 45 states to 45 states and 50 transitions. [2018-04-12 19:59:43,947 INFO L78 Accepts]: Start accepts. Automaton has 45 states and 50 transitions. Word has length 21 [2018-04-12 19:59:43,947 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:43,947 INFO L459 AbstractCegarLoop]: Abstraction has 45 states and 50 transitions. [2018-04-12 19:59:43,947 INFO L460 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-04-12 19:59:43,948 INFO L276 IsEmpty]: Start isEmpty. Operand 45 states and 50 transitions. [2018-04-12 19:59:43,948 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 22 [2018-04-12 19:59:43,948 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:43,948 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:43,948 INFO L408 AbstractCegarLoop]: === Iteration 2 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:43,949 INFO L82 PathProgramCache]: Analyzing trace with hash 1884904867, now seen corresponding path program 1 times [2018-04-12 19:59:43,949 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:43,966 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:43,966 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:44,062 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,063 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:44,063 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [7] imperfect sequences [] total 7 [2018-04-12 19:59:44,063 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:44,063 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,064 INFO L182 omatonBuilderFactory]: Interpolants [160#(and (= (* 4 main_~Alen~0) (select |#length| main_~A~0.base)) (= (select |#valid| main_~A~0.base) 1) (= 0 main_~A~0.offset) (<= 1 main_~Alen~0)), 161#(and (= (* 4 main_~Alen~0) (select |#length| main_~A~0.base)) (= 0 main_~A~0.offset) (<= 1 main_~Alen~0)), 162#(and (<= 4 (select |#length| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~A.base|)) (= 0 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~A.offset|)), 163#(and (<= 4 (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.base)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0 0)), 156#true, 157#false, 158#(<= 1 main_~Alen~0), 159#(and (= (* 4 main_~Alen~0) (select |#length| |main_#t~malloc10.base|)) (= 0 |main_#t~malloc10.offset|) (= (select |#valid| |main_#t~malloc10.base|) 1) (<= 1 main_~Alen~0))] [2018-04-12 19:59:44,064 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,065 INFO L442 AbstractCegarLoop]: Interpolant automaton has 8 states [2018-04-12 19:59:44,065 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants. [2018-04-12 19:59:44,066 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=17, Invalid=39, Unknown=0, NotChecked=0, Total=56 [2018-04-12 19:59:44,066 INFO L87 Difference]: Start difference. First operand 45 states and 50 transitions. Second operand 8 states. [2018-04-12 19:59:44,212 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:44,212 INFO L93 Difference]: Finished difference Result 63 states and 72 transitions. [2018-04-12 19:59:44,212 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 8 states. [2018-04-12 19:59:44,212 INFO L78 Accepts]: Start accepts. Automaton has 8 states. Word has length 21 [2018-04-12 19:59:44,213 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:44,215 INFO L225 Difference]: With dead ends: 63 [2018-04-12 19:59:44,216 INFO L226 Difference]: Without dead ends: 63 [2018-04-12 19:59:44,217 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 10 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 8 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 12 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=27, Invalid=63, Unknown=0, NotChecked=0, Total=90 [2018-04-12 19:59:44,217 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 63 states. [2018-04-12 19:59:44,221 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 63 to 54. [2018-04-12 19:59:44,221 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 54 states. [2018-04-12 19:59:44,222 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 54 states to 54 states and 65 transitions. [2018-04-12 19:59:44,222 INFO L78 Accepts]: Start accepts. Automaton has 54 states and 65 transitions. Word has length 21 [2018-04-12 19:59:44,223 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:44,223 INFO L459 AbstractCegarLoop]: Abstraction has 54 states and 65 transitions. [2018-04-12 19:59:44,223 INFO L460 AbstractCegarLoop]: Interpolant automaton has 8 states. [2018-04-12 19:59:44,223 INFO L276 IsEmpty]: Start isEmpty. Operand 54 states and 65 transitions. [2018-04-12 19:59:44,224 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 23 [2018-04-12 19:59:44,224 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:44,224 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:44,224 INFO L408 AbstractCegarLoop]: === Iteration 3 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:44,225 INFO L82 PathProgramCache]: Analyzing trace with hash -1697491302, now seen corresponding path program 1 times [2018-04-12 19:59:44,225 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:44,239 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:44,240 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:44,273 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,273 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:44,274 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-04-12 19:59:44,274 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:44,274 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,274 INFO L182 omatonBuilderFactory]: Interpolants [288#(= 1 (select |#valid| main_~B~0.base)), 289#(= 1 (select |#valid| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~B.base|)), 290#(= 1 (select |#valid| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.base)), 285#true, 286#false, 287#(= 1 (select |#valid| |main_#t~malloc11.base|))] [2018-04-12 19:59:44,274 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,274 INFO L442 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-04-12 19:59:44,275 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-04-12 19:59:44,275 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=9, Invalid=21, Unknown=0, NotChecked=0, Total=30 [2018-04-12 19:59:44,275 INFO L87 Difference]: Start difference. First operand 54 states and 65 transitions. Second operand 6 states. [2018-04-12 19:59:44,318 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:44,318 INFO L93 Difference]: Finished difference Result 53 states and 63 transitions. [2018-04-12 19:59:44,318 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-04-12 19:59:44,318 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 22 [2018-04-12 19:59:44,319 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:44,319 INFO L225 Difference]: With dead ends: 53 [2018-04-12 19:59:44,319 INFO L226 Difference]: Without dead ends: 53 [2018-04-12 19:59:44,319 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 8 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 6 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=17, Invalid=39, Unknown=0, NotChecked=0, Total=56 [2018-04-12 19:59:44,319 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 53 states. [2018-04-12 19:59:44,321 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 53 to 53. [2018-04-12 19:59:44,321 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 53 states. [2018-04-12 19:59:44,322 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 53 states to 53 states and 63 transitions. [2018-04-12 19:59:44,322 INFO L78 Accepts]: Start accepts. Automaton has 53 states and 63 transitions. Word has length 22 [2018-04-12 19:59:44,322 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:44,322 INFO L459 AbstractCegarLoop]: Abstraction has 53 states and 63 transitions. [2018-04-12 19:59:44,322 INFO L460 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-04-12 19:59:44,322 INFO L276 IsEmpty]: Start isEmpty. Operand 53 states and 63 transitions. [2018-04-12 19:59:44,322 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 23 [2018-04-12 19:59:44,322 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:44,322 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:44,323 INFO L408 AbstractCegarLoop]: === Iteration 4 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:44,323 INFO L82 PathProgramCache]: Analyzing trace with hash -1697491301, now seen corresponding path program 1 times [2018-04-12 19:59:44,323 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:44,337 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:44,338 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:44,413 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,413 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:44,413 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8 [2018-04-12 19:59:44,413 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:44,414 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,414 INFO L182 omatonBuilderFactory]: Interpolants [401#true, 402#false, 403#(and (= (select |#valid| |main_#t~malloc11.base|) 1) (= 0 |main_#t~malloc11.offset|) (= (* 4 main_~Blen~0) (select |#length| |main_#t~malloc11.base|))), 404#(and (= 0 main_~B~0.offset) (= (select |#valid| main_~B~0.base) 1) (= (* 4 main_~Blen~0) (select |#length| main_~B~0.base))), 405#(and (= 0 main_~B~0.offset) (= (* 4 main_~Blen~0) (select |#length| main_~B~0.base))), 406#(and (= 0 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~B.offset|) (<= (* 4 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~Blen|) (select |#length| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~B.base|))), 407#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.base))), 408#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.base))), 409#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0) (<= (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0) 4) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.base)))] [2018-04-12 19:59:44,414 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,414 INFO L442 AbstractCegarLoop]: Interpolant automaton has 9 states [2018-04-12 19:59:44,414 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants. [2018-04-12 19:59:44,414 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=17, Invalid=55, Unknown=0, NotChecked=0, Total=72 [2018-04-12 19:59:44,414 INFO L87 Difference]: Start difference. First operand 53 states and 63 transitions. Second operand 9 states. [2018-04-12 19:59:44,596 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:44,597 INFO L93 Difference]: Finished difference Result 96 states and 118 transitions. [2018-04-12 19:59:44,597 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 9 states. [2018-04-12 19:59:44,597 INFO L78 Accepts]: Start accepts. Automaton has 9 states. Word has length 22 [2018-04-12 19:59:44,597 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:44,598 INFO L225 Difference]: With dead ends: 96 [2018-04-12 19:59:44,598 INFO L226 Difference]: Without dead ends: 96 [2018-04-12 19:59:44,598 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 12 GetRequests, 1 SyntacticMatches, 0 SemanticMatches, 11 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 9 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=40, Invalid=116, Unknown=0, NotChecked=0, Total=156 [2018-04-12 19:59:44,598 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 96 states. [2018-04-12 19:59:44,600 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 96 to 63. [2018-04-12 19:59:44,600 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 63 states. [2018-04-12 19:59:44,601 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 63 states to 63 states and 78 transitions. [2018-04-12 19:59:44,601 INFO L78 Accepts]: Start accepts. Automaton has 63 states and 78 transitions. Word has length 22 [2018-04-12 19:59:44,601 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:44,601 INFO L459 AbstractCegarLoop]: Abstraction has 63 states and 78 transitions. [2018-04-12 19:59:44,601 INFO L460 AbstractCegarLoop]: Interpolant automaton has 9 states. [2018-04-12 19:59:44,601 INFO L276 IsEmpty]: Start isEmpty. Operand 63 states and 78 transitions. [2018-04-12 19:59:44,602 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 24 [2018-04-12 19:59:44,602 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:44,602 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:44,602 INFO L408 AbstractCegarLoop]: === Iteration 5 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:44,603 INFO L82 PathProgramCache]: Analyzing trace with hash -1082665576, now seen corresponding path program 1 times [2018-04-12 19:59:44,603 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:44,610 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:44,611 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:44,662 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,663 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:44,663 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-04-12 19:59:44,663 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:44,663 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,663 INFO L182 omatonBuilderFactory]: Interpolants [577#true, 578#false, 579#(= 1 (select |#valid| |main_#t~malloc12.base|)), 580#(= 1 (select |#valid| main_~D~0.base)), 581#(= 1 (select |#valid| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~D.base|)), 582#(= 1 (select |#valid| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.base))] [2018-04-12 19:59:44,663 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,663 INFO L442 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-04-12 19:59:44,663 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-04-12 19:59:44,663 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=9, Invalid=21, Unknown=0, NotChecked=0, Total=30 [2018-04-12 19:59:44,664 INFO L87 Difference]: Start difference. First operand 63 states and 78 transitions. Second operand 6 states. [2018-04-12 19:59:44,702 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:44,702 INFO L93 Difference]: Finished difference Result 62 states and 77 transitions. [2018-04-12 19:59:44,702 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-04-12 19:59:44,702 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 23 [2018-04-12 19:59:44,703 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:44,703 INFO L225 Difference]: With dead ends: 62 [2018-04-12 19:59:44,703 INFO L226 Difference]: Without dead ends: 62 [2018-04-12 19:59:44,703 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 7 GetRequests, 1 SyntacticMatches, 0 SemanticMatches, 6 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=17, Invalid=39, Unknown=0, NotChecked=0, Total=56 [2018-04-12 19:59:44,703 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 62 states. [2018-04-12 19:59:44,705 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 62 to 62. [2018-04-12 19:59:44,705 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 62 states. [2018-04-12 19:59:44,706 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 62 states to 62 states and 77 transitions. [2018-04-12 19:59:44,706 INFO L78 Accepts]: Start accepts. Automaton has 62 states and 77 transitions. Word has length 23 [2018-04-12 19:59:44,706 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:44,706 INFO L459 AbstractCegarLoop]: Abstraction has 62 states and 77 transitions. [2018-04-12 19:59:44,706 INFO L460 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-04-12 19:59:44,706 INFO L276 IsEmpty]: Start isEmpty. Operand 62 states and 77 transitions. [2018-04-12 19:59:44,706 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 24 [2018-04-12 19:59:44,706 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:44,707 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:44,707 INFO L408 AbstractCegarLoop]: === Iteration 6 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:44,707 INFO L82 PathProgramCache]: Analyzing trace with hash -1082665575, now seen corresponding path program 1 times [2018-04-12 19:59:44,708 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:44,722 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:44,722 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:44,759 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,759 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:44,759 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [6] imperfect sequences [] total 6 [2018-04-12 19:59:44,760 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:44,760 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,760 INFO L182 omatonBuilderFactory]: Interpolants [711#true, 712#false, 713#(<= 1 main_~Blen~0), 714#(<= 1 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~Blen|), 715#(<= 1 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0), 716#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~found~0 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0 0) (<= 1 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0))] [2018-04-12 19:59:44,760 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,760 INFO L442 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-04-12 19:59:44,760 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-04-12 19:59:44,760 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=10, Invalid=20, Unknown=0, NotChecked=0, Total=30 [2018-04-12 19:59:44,760 INFO L87 Difference]: Start difference. First operand 62 states and 77 transitions. Second operand 6 states. [2018-04-12 19:59:44,787 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:44,787 INFO L93 Difference]: Finished difference Result 73 states and 90 transitions. [2018-04-12 19:59:44,787 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-04-12 19:59:44,788 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 23 [2018-04-12 19:59:44,788 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:44,789 INFO L225 Difference]: With dead ends: 73 [2018-04-12 19:59:44,789 INFO L226 Difference]: Without dead ends: 73 [2018-04-12 19:59:44,789 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 8 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 6 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56 [2018-04-12 19:59:44,789 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 73 states. [2018-04-12 19:59:44,791 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 73 to 66. [2018-04-12 19:59:44,792 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 66 states. [2018-04-12 19:59:44,792 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 66 states to 66 states and 81 transitions. [2018-04-12 19:59:44,792 INFO L78 Accepts]: Start accepts. Automaton has 66 states and 81 transitions. Word has length 23 [2018-04-12 19:59:44,792 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:44,792 INFO L459 AbstractCegarLoop]: Abstraction has 66 states and 81 transitions. [2018-04-12 19:59:44,792 INFO L460 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-04-12 19:59:44,793 INFO L276 IsEmpty]: Start isEmpty. Operand 66 states and 81 transitions. [2018-04-12 19:59:44,793 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 28 [2018-04-12 19:59:44,793 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:44,793 INFO L355 BasicCegarLoop]: trace histogram [2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:44,793 INFO L408 AbstractCegarLoop]: === Iteration 7 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:44,793 INFO L82 PathProgramCache]: Analyzing trace with hash 539067411, now seen corresponding path program 1 times [2018-04-12 19:59:44,794 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:44,802 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:44,803 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:44,867 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,867 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 1 imperfect interpolant sequences. [2018-04-12 19:59:44,868 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9] total 9 [2018-04-12 19:59:44,868 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:44,868 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,868 INFO L182 omatonBuilderFactory]: Interpolants [864#(and (= 0 main_~B~0.offset) (<= main_~Blen~0 1)), 865#(and (= 0 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~B.offset|) (<= |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~Blen| 1)), 866#(and (<= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0 1) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0)), 867#(and (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0) (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 4)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0)), 868#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0) (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset))), 860#true, 861#false, 862#(<= main_~Blen~0 1), 863#(and (= 0 |main_#t~malloc11.offset|) (<= main_~Blen~0 1))] [2018-04-12 19:59:44,868 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:44,868 INFO L442 AbstractCegarLoop]: Interpolant automaton has 9 states [2018-04-12 19:59:44,868 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants. [2018-04-12 19:59:44,868 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=18, Invalid=54, Unknown=0, NotChecked=0, Total=72 [2018-04-12 19:59:44,869 INFO L87 Difference]: Start difference. First operand 66 states and 81 transitions. Second operand 9 states. [2018-04-12 19:59:44,935 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:44,935 INFO L93 Difference]: Finished difference Result 132 states and 157 transitions. [2018-04-12 19:59:44,935 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 10 states. [2018-04-12 19:59:44,935 INFO L78 Accepts]: Start accepts. Automaton has 9 states. Word has length 27 [2018-04-12 19:59:44,935 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:44,936 INFO L225 Difference]: With dead ends: 132 [2018-04-12 19:59:44,936 INFO L226 Difference]: Without dead ends: 132 [2018-04-12 19:59:44,936 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 13 GetRequests, 1 SyntacticMatches, 1 SemanticMatches, 11 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 19 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=41, Invalid=115, Unknown=0, NotChecked=0, Total=156 [2018-04-12 19:59:44,937 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 132 states. [2018-04-12 19:59:44,941 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 132 to 105. [2018-04-12 19:59:44,941 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 105 states. [2018-04-12 19:59:44,942 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 105 states to 105 states and 131 transitions. [2018-04-12 19:59:44,943 INFO L78 Accepts]: Start accepts. Automaton has 105 states and 131 transitions. Word has length 27 [2018-04-12 19:59:44,943 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:44,943 INFO L459 AbstractCegarLoop]: Abstraction has 105 states and 131 transitions. [2018-04-12 19:59:44,943 INFO L460 AbstractCegarLoop]: Interpolant automaton has 9 states. [2018-04-12 19:59:44,943 INFO L276 IsEmpty]: Start isEmpty. Operand 105 states and 131 transitions. [2018-04-12 19:59:44,944 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 28 [2018-04-12 19:59:44,944 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:44,944 INFO L355 BasicCegarLoop]: trace histogram [2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:44,944 INFO L408 AbstractCegarLoop]: === Iteration 8 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:44,944 INFO L82 PathProgramCache]: Analyzing trace with hash -278581039, now seen corresponding path program 1 times [2018-04-12 19:59:44,945 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:44,955 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:44,955 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:45,066 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,066 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 1 imperfect interpolant sequences. [2018-04-12 19:59:45,066 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9] total 9 [2018-04-12 19:59:45,066 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:45,067 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,067 INFO L182 omatonBuilderFactory]: Interpolants [1120#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.base))), 1121#(and (<= 0 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.base))), 1122#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0) (<= 4 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset)) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l2~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.base))), 1123#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset 0) (<= 4 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.offset)) (<= (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~j~0) 4) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~B.base))), 1114#true, 1115#false, 1116#(and (= (select |#valid| |main_#t~malloc11.base|) 1) (= 0 |main_#t~malloc11.offset|) (= (* 4 main_~Blen~0) (select |#length| |main_#t~malloc11.base|))), 1117#(and (= 0 main_~B~0.offset) (= (select |#valid| main_~B~0.base) 1) (= (* 4 main_~Blen~0) (select |#length| main_~B~0.base))), 1118#(and (= 0 main_~B~0.offset) (= (* 4 main_~Blen~0) (select |#length| main_~B~0.base))), 1119#(and (= 0 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~B.offset|) (<= (* 4 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~Blen|) (select |#length| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~B.base|)))] [2018-04-12 19:59:45,067 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,067 INFO L442 AbstractCegarLoop]: Interpolant automaton has 10 states [2018-04-12 19:59:45,067 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants. [2018-04-12 19:59:45,068 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=21, Invalid=69, Unknown=0, NotChecked=0, Total=90 [2018-04-12 19:59:45,068 INFO L87 Difference]: Start difference. First operand 105 states and 131 transitions. Second operand 10 states. [2018-04-12 19:59:45,320 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:45,321 INFO L93 Difference]: Finished difference Result 150 states and 187 transitions. [2018-04-12 19:59:45,321 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 10 states. [2018-04-12 19:59:45,321 INFO L78 Accepts]: Start accepts. Automaton has 10 states. Word has length 27 [2018-04-12 19:59:45,321 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:45,322 INFO L225 Difference]: With dead ends: 150 [2018-04-12 19:59:45,322 INFO L226 Difference]: Without dead ends: 150 [2018-04-12 19:59:45,322 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 14 GetRequests, 1 SyntacticMatches, 0 SemanticMatches, 13 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 14 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=54, Invalid=156, Unknown=0, NotChecked=0, Total=210 [2018-04-12 19:59:45,323 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 150 states. [2018-04-12 19:59:45,328 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 150 to 94. [2018-04-12 19:59:45,328 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 94 states. [2018-04-12 19:59:45,329 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 94 states to 94 states and 114 transitions. [2018-04-12 19:59:45,329 INFO L78 Accepts]: Start accepts. Automaton has 94 states and 114 transitions. Word has length 27 [2018-04-12 19:59:45,330 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:45,330 INFO L459 AbstractCegarLoop]: Abstraction has 94 states and 114 transitions. [2018-04-12 19:59:45,330 INFO L460 AbstractCegarLoop]: Interpolant automaton has 10 states. [2018-04-12 19:59:45,330 INFO L276 IsEmpty]: Start isEmpty. Operand 94 states and 114 transitions. [2018-04-12 19:59:45,331 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 29 [2018-04-12 19:59:45,331 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:45,331 INFO L355 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:45,332 INFO L408 AbstractCegarLoop]: === Iteration 9 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:45,332 INFO L82 PathProgramCache]: Analyzing trace with hash -428535111, now seen corresponding path program 1 times [2018-04-12 19:59:45,333 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:45,340 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:45,340 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:45,360 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,361 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:45,361 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-04-12 19:59:45,361 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:45,361 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,361 INFO L182 omatonBuilderFactory]: Interpolants [1378#true, 1379#false, 1380#(<= 1 main_~Alen~0), 1381#(and (= |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~Alen| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0 0)), 1382#(<= |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~Alen| 0)] [2018-04-12 19:59:45,361 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,361 INFO L442 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-04-12 19:59:45,362 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-04-12 19:59:45,362 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20 [2018-04-12 19:59:45,362 INFO L87 Difference]: Start difference. First operand 94 states and 114 transitions. Second operand 5 states. [2018-04-12 19:59:45,382 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:45,383 INFO L93 Difference]: Finished difference Result 105 states and 124 transitions. [2018-04-12 19:59:45,383 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-04-12 19:59:45,383 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 28 [2018-04-12 19:59:45,383 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:45,384 INFO L225 Difference]: With dead ends: 105 [2018-04-12 19:59:45,384 INFO L226 Difference]: Without dead ends: 101 [2018-04-12 19:59:45,384 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 6 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 4 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=11, Invalid=19, Unknown=0, NotChecked=0, Total=30 [2018-04-12 19:59:45,385 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 101 states. [2018-04-12 19:59:45,388 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 101 to 94. [2018-04-12 19:59:45,388 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 94 states. [2018-04-12 19:59:45,389 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 94 states to 94 states and 112 transitions. [2018-04-12 19:59:45,389 INFO L78 Accepts]: Start accepts. Automaton has 94 states and 112 transitions. Word has length 28 [2018-04-12 19:59:45,389 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:45,390 INFO L459 AbstractCegarLoop]: Abstraction has 94 states and 112 transitions. [2018-04-12 19:59:45,390 INFO L460 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-04-12 19:59:45,390 INFO L276 IsEmpty]: Start isEmpty. Operand 94 states and 112 transitions. [2018-04-12 19:59:45,390 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 29 [2018-04-12 19:59:45,390 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:45,391 INFO L355 BasicCegarLoop]: trace histogram [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:45,391 INFO L408 AbstractCegarLoop]: === Iteration 10 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:45,391 INFO L82 PathProgramCache]: Analyzing trace with hash -468822239, now seen corresponding path program 1 times [2018-04-12 19:59:45,392 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:45,402 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:45,402 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:45,463 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-04-12 19:59:45,467 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:45,467 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [6] imperfect sequences [] total 6 [2018-04-12 19:59:45,467 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:45,467 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,468 INFO L182 omatonBuilderFactory]: Interpolants [1584#true, 1585#false, 1586#(<= 1 main_~Alen~0), 1587#(and (= (* 4 main_~Alen~0) (select |#length| |main_#t~malloc12.base|)) (= 0 |main_#t~malloc12.offset|) (<= 1 main_~Alen~0)), 1588#(and (= 0 main_~D~0.offset) (<= 1 main_~Alen~0) (= (* 4 main_~Alen~0) (select |#length| main_~D~0.base))), 1589#(and (= 0 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~D.offset|) (<= 4 (select |#length| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~D.base|))), 1590#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset 0) (<= 4 (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.base)))] [2018-04-12 19:59:45,468 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-04-12 19:59:45,468 INFO L442 AbstractCegarLoop]: Interpolant automaton has 7 states [2018-04-12 19:59:45,468 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 7 interpolants. [2018-04-12 19:59:45,469 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=13, Invalid=29, Unknown=0, NotChecked=0, Total=42 [2018-04-12 19:59:45,469 INFO L87 Difference]: Start difference. First operand 94 states and 112 transitions. Second operand 7 states. [2018-04-12 19:59:45,536 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:45,536 INFO L93 Difference]: Finished difference Result 130 states and 158 transitions. [2018-04-12 19:59:45,536 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 8 states. [2018-04-12 19:59:45,536 INFO L78 Accepts]: Start accepts. Automaton has 7 states. Word has length 28 [2018-04-12 19:59:45,537 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:45,537 INFO L225 Difference]: With dead ends: 130 [2018-04-12 19:59:45,537 INFO L226 Difference]: Without dead ends: 130 [2018-04-12 19:59:45,537 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 8 GetRequests, 1 SyntacticMatches, 0 SemanticMatches, 7 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 7 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72 [2018-04-12 19:59:45,537 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 130 states. [2018-04-12 19:59:45,541 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 130 to 122. [2018-04-12 19:59:45,541 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 122 states. [2018-04-12 19:59:45,542 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 122 states to 122 states and 152 transitions. [2018-04-12 19:59:45,542 INFO L78 Accepts]: Start accepts. Automaton has 122 states and 152 transitions. Word has length 28 [2018-04-12 19:59:45,543 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:45,543 INFO L459 AbstractCegarLoop]: Abstraction has 122 states and 152 transitions. [2018-04-12 19:59:45,543 INFO L460 AbstractCegarLoop]: Interpolant automaton has 7 states. [2018-04-12 19:59:45,543 INFO L276 IsEmpty]: Start isEmpty. Operand 122 states and 152 transitions. [2018-04-12 19:59:45,543 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 33 [2018-04-12 19:59:45,544 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:45,544 INFO L355 BasicCegarLoop]: trace histogram [3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:45,544 INFO L408 AbstractCegarLoop]: === Iteration 11 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:45,544 INFO L82 PathProgramCache]: Analyzing trace with hash -472485569, now seen corresponding path program 1 times [2018-04-12 19:59:45,545 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:45,551 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:45,552 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:45,580 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 7 proven. 0 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-04-12 19:59:45,580 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:45,580 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-04-12 19:59:45,580 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:45,580 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,581 INFO L182 omatonBuilderFactory]: Interpolants [1847#true, 1848#false, 1849#(= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~found~0 0)] [2018-04-12 19:59:45,581 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 7 proven. 0 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-04-12 19:59:45,581 INFO L442 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-04-12 19:59:45,581 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-04-12 19:59:45,581 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-04-12 19:59:45,581 INFO L87 Difference]: Start difference. First operand 122 states and 152 transitions. Second operand 3 states. [2018-04-12 19:59:45,588 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:45,588 INFO L93 Difference]: Finished difference Result 144 states and 179 transitions. [2018-04-12 19:59:45,589 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-04-12 19:59:45,589 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 32 [2018-04-12 19:59:45,589 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:45,590 INFO L225 Difference]: With dead ends: 144 [2018-04-12 19:59:45,590 INFO L226 Difference]: Without dead ends: 144 [2018-04-12 19:59:45,590 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-04-12 19:59:45,590 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 144 states. [2018-04-12 19:59:45,593 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 144 to 134. [2018-04-12 19:59:45,593 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 134 states. [2018-04-12 19:59:45,594 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 134 states to 134 states and 167 transitions. [2018-04-12 19:59:45,595 INFO L78 Accepts]: Start accepts. Automaton has 134 states and 167 transitions. Word has length 32 [2018-04-12 19:59:45,595 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:45,595 INFO L459 AbstractCegarLoop]: Abstraction has 134 states and 167 transitions. [2018-04-12 19:59:45,595 INFO L460 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-04-12 19:59:45,595 INFO L276 IsEmpty]: Start isEmpty. Operand 134 states and 167 transitions. [2018-04-12 19:59:45,596 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 33 [2018-04-12 19:59:45,596 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:45,596 INFO L355 BasicCegarLoop]: trace histogram [3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:45,596 INFO L408 AbstractCegarLoop]: === Iteration 12 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:45,596 INFO L82 PathProgramCache]: Analyzing trace with hash -79458559, now seen corresponding path program 1 times [2018-04-12 19:59:45,597 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:45,604 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:45,605 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:45,703 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,703 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 1 imperfect interpolant sequences. [2018-04-12 19:59:45,704 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [10] total 10 [2018-04-12 19:59:45,704 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:45,704 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,704 INFO L182 omatonBuilderFactory]: Interpolants [2128#true, 2129#false, 2130#(and (= 1 (select |#valid| |main_#t~malloc10.base|)) (= (* 4 main_~Alen~0) (select |#length| |main_#t~malloc10.base|)) (= 0 |main_#t~malloc10.offset|)), 2131#(and (= (* 4 main_~Alen~0) (select |#length| main_~A~0.base)) (= 0 main_~A~0.offset) (= 1 (select |#valid| main_~A~0.base))), 2132#(and (= (* 4 main_~Alen~0) (select |#length| main_~A~0.base)) (= 0 main_~A~0.offset)), 2133#(and (= 0 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~A.offset|) (<= (* 4 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~Alen|) (select |#length| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~A.base|))), 2134#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.base))), 2135#(and (<= 0 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.base))), 2136#(or (= 0 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~found~0) (and (<= 0 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.base)))), 2137#(and (<= 4 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.base))), 2138#(and (<= 4 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (<= (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0) 4) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.base)))] [2018-04-12 19:59:45,704 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,704 INFO L442 AbstractCegarLoop]: Interpolant automaton has 11 states [2018-04-12 19:59:45,704 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants. [2018-04-12 19:59:45,704 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=25, Invalid=85, Unknown=0, NotChecked=0, Total=110 [2018-04-12 19:59:45,705 INFO L87 Difference]: Start difference. First operand 134 states and 167 transitions. Second operand 11 states. [2018-04-12 19:59:45,827 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:45,827 INFO L93 Difference]: Finished difference Result 140 states and 167 transitions. [2018-04-12 19:59:45,827 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 9 states. [2018-04-12 19:59:45,828 INFO L78 Accepts]: Start accepts. Automaton has 11 states. Word has length 32 [2018-04-12 19:59:45,828 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:45,828 INFO L225 Difference]: With dead ends: 140 [2018-04-12 19:59:45,828 INFO L226 Difference]: Without dead ends: 140 [2018-04-12 19:59:45,828 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 17 GetRequests, 4 SyntacticMatches, 0 SemanticMatches, 13 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 17 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=54, Invalid=156, Unknown=0, NotChecked=0, Total=210 [2018-04-12 19:59:45,829 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 140 states. [2018-04-12 19:59:45,831 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 140 to 108. [2018-04-12 19:59:45,831 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 108 states. [2018-04-12 19:59:45,832 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 108 states to 108 states and 128 transitions. [2018-04-12 19:59:45,832 INFO L78 Accepts]: Start accepts. Automaton has 108 states and 128 transitions. Word has length 32 [2018-04-12 19:59:45,832 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:45,832 INFO L459 AbstractCegarLoop]: Abstraction has 108 states and 128 transitions. [2018-04-12 19:59:45,832 INFO L460 AbstractCegarLoop]: Interpolant automaton has 11 states. [2018-04-12 19:59:45,832 INFO L276 IsEmpty]: Start isEmpty. Operand 108 states and 128 transitions. [2018-04-12 19:59:45,833 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 40 [2018-04-12 19:59:45,833 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:45,833 INFO L355 BasicCegarLoop]: trace histogram [2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:45,833 INFO L408 AbstractCegarLoop]: === Iteration 13 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:45,833 INFO L82 PathProgramCache]: Analyzing trace with hash 1586510747, now seen corresponding path program 1 times [2018-04-12 19:59:45,834 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:45,843 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:45,844 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:45,982 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 0 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-04-12 19:59:45,982 INFO L320 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-04-12 19:59:45,982 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9 [2018-04-12 19:59:45,982 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:45,982 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:45,982 INFO L182 omatonBuilderFactory]: Interpolants [2400#(and (= (store (store (store |#valid| |main_#t~malloc11.base| 0) |main_#t~malloc10.base| 0) |main_#t~malloc12.base| 0) |old(#valid)|) (not (= |main_#t~malloc10.base| |main_#t~malloc12.base|)) (not (= |main_#t~malloc10.base| |main_#t~malloc11.base|)) (not (= |main_#t~malloc11.base| |main_#t~malloc12.base|))), 2401#(= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~found~0 1), 2402#(or (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~found~0 1) (= 0 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~found~0)), 2403#(and (not (= |main_#t~malloc11.base| |main_#t~malloc12.base|)) (= (store (store |#valid| |main_#t~malloc11.base| 0) |main_#t~malloc12.base| 0) |old(#valid)|)), 2404#(= (store |#valid| |main_#t~malloc12.base| 0) |old(#valid)|), 2395#true, 2396#false, 2397#(= |#valid| |old(#valid)|), 2398#(and (= 1 (select |#valid| |main_#t~malloc10.base|)) (= |old(#valid)| (store |#valid| |main_#t~malloc10.base| 0))), 2399#(and (= 1 (select |#valid| |main_#t~malloc10.base|)) (= (store (store |#valid| |main_#t~malloc11.base| 0) |main_#t~malloc10.base| 0) |old(#valid)|) (not (= |main_#t~malloc10.base| |main_#t~malloc11.base|)) (= 1 (select |#valid| |main_#t~malloc11.base|)))] [2018-04-12 19:59:45,982 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 0 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-04-12 19:59:45,983 INFO L442 AbstractCegarLoop]: Interpolant automaton has 10 states [2018-04-12 19:59:45,983 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants. [2018-04-12 19:59:45,983 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=18, Invalid=72, Unknown=0, NotChecked=0, Total=90 [2018-04-12 19:59:45,983 INFO L87 Difference]: Start difference. First operand 108 states and 128 transitions. Second operand 10 states. [2018-04-12 19:59:46,119 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:46,120 INFO L93 Difference]: Finished difference Result 117 states and 131 transitions. [2018-04-12 19:59:46,120 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. [2018-04-12 19:59:46,120 INFO L78 Accepts]: Start accepts. Automaton has 10 states. Word has length 39 [2018-04-12 19:59:46,120 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:46,120 INFO L225 Difference]: With dead ends: 117 [2018-04-12 19:59:46,121 INFO L226 Difference]: Without dead ends: 101 [2018-04-12 19:59:46,121 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 19 GetRequests, 5 SyntacticMatches, 1 SemanticMatches, 13 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 11 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=40, Invalid=170, Unknown=0, NotChecked=0, Total=210 [2018-04-12 19:59:46,121 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 101 states. [2018-04-12 19:59:46,122 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 101 to 91. [2018-04-12 19:59:46,122 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 91 states. [2018-04-12 19:59:46,122 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 91 states to 91 states and 100 transitions. [2018-04-12 19:59:46,122 INFO L78 Accepts]: Start accepts. Automaton has 91 states and 100 transitions. Word has length 39 [2018-04-12 19:59:46,122 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:46,123 INFO L459 AbstractCegarLoop]: Abstraction has 91 states and 100 transitions. [2018-04-12 19:59:46,123 INFO L460 AbstractCegarLoop]: Interpolant automaton has 10 states. [2018-04-12 19:59:46,123 INFO L276 IsEmpty]: Start isEmpty. Operand 91 states and 100 transitions. [2018-04-12 19:59:46,123 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 43 [2018-04-12 19:59:46,123 INFO L347 BasicCegarLoop]: Found error trace [2018-04-12 19:59:46,123 INFO L355 BasicCegarLoop]: trace histogram [4, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-04-12 19:59:46,123 INFO L408 AbstractCegarLoop]: === Iteration 14 === [mainErr0EnsuresViolationMEMORY_LEAK, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr4RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr5RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr3RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr0RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr2RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr6RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr1RequiresViolation, __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diffErr7RequiresViolation]=== [2018-04-12 19:59:46,123 INFO L82 PathProgramCache]: Analyzing trace with hash 994133498, now seen corresponding path program 1 times [2018-04-12 19:59:46,124 INFO L68 tionRefinementEngine]: Using refinement strategy FixedRefinementStrategy [2018-04-12 19:59:46,129 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-04-12 19:59:46,130 WARN L250 erpolLogProxyWrapper]: Using partial proofs (cut at CNF-level). Set option :produce-proofs to true to get complete proofs. [2018-04-12 19:59:46,282 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 18 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-04-12 19:59:46,282 INFO L320 seRefinementStrategy]: Constructing automaton from 0 perfect and 1 imperfect interpolant sequences. [2018-04-12 19:59:46,282 INFO L335 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [12] total 12 [2018-04-12 19:59:46,282 INFO L142 lantAutomatonBuilder]: Constructing canonical interpolant automaton, with selfloop in false state [2018-04-12 19:59:46,282 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-04-12 19:59:46,282 INFO L182 omatonBuilderFactory]: Interpolants [2625#true, 2626#false, 2627#(= 0 |main_#t~malloc10.offset|), 2628#(= 0 main_~A~0.offset), 2629#(and (= (* 4 main_~Alen~0) (select |#length| |main_#t~malloc12.base|)) (= 0 |main_#t~malloc12.offset|) (= 0 main_~A~0.offset)), 2630#(and (= 0 main_~A~0.offset) (= 0 main_~D~0.offset) (= (* 4 main_~Alen~0) (select |#length| main_~D~0.base))), 2631#(and (= 0 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~A.offset|) (= 0 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~D.offset|) (<= (* 4 |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~Alen|) (select |#length| |__U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_#in~D.base|))), 2632#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.base))), 2633#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset 0) (<= (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (+ (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.base) (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset))), 2634#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (<= 4 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset 0) (<= (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0)) (+ (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.base) (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 4))), 2635#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (<= 4 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset 0) (<= (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~l1~0) (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0)) (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~i~0) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.base) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset))), 2636#(and (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset 0) (<= 4 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset 0) (<= (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0) 4) (+ (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.base) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~A.offset))), 2637#(and (<= (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0) 4) (select |#length| __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.base)) (<= 4 (+ (* 4 __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~k~0) __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset)) (= __U_MULTI_fdiff_alloca_true_valid_memsafety_true_termination_i__diff_~D.offset 0))] [2018-04-12 19:59:46,282 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 18 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-04-12 19:59:46,283 INFO L442 AbstractCegarLoop]: Interpolant automaton has 13 states [2018-04-12 19:59:46,283 INFO L132 InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants. [2018-04-12 19:59:46,283 INFO L133 InterpolantAutomaton]: CoverageRelationStatistics Valid=27, Invalid=129, Unknown=0, NotChecked=0, Total=156 [2018-04-12 19:59:46,283 INFO L87 Difference]: Start difference. First operand 91 states and 100 transitions. Second operand 13 states. [2018-04-12 19:59:46,454 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-04-12 19:59:46,454 INFO L93 Difference]: Finished difference Result 98 states and 106 transitions. [2018-04-12 19:59:46,454 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 11 states. [2018-04-12 19:59:46,455 INFO L78 Accepts]: Start accepts. Automaton has 13 states. Word has length 42 [2018-04-12 19:59:46,455 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-04-12 19:59:46,455 INFO L225 Difference]: With dead ends: 98 [2018-04-12 19:59:46,455 INFO L226 Difference]: Without dead ends: 0 [2018-04-12 19:59:46,455 INFO L567 BasicCegarLoop]: 0 DeclaredPredicates, 20 GetRequests, 1 SyntacticMatches, 1 SemanticMatches, 18 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 45 ImplicationChecksByTransitivity, 0.2s TimeCoverageRelationStatistics Valid=69, Invalid=311, Unknown=0, NotChecked=0, Total=380 [2018-04-12 19:59:46,455 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 0 states. [2018-04-12 19:59:46,456 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 0 to 0. [2018-04-12 19:59:46,456 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 0 states. [2018-04-12 19:59:46,456 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 0 states to 0 states and 0 transitions. [2018-04-12 19:59:46,456 INFO L78 Accepts]: Start accepts. Automaton has 0 states and 0 transitions. Word has length 42 [2018-04-12 19:59:46,456 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-04-12 19:59:46,456 INFO L459 AbstractCegarLoop]: Abstraction has 0 states and 0 transitions. [2018-04-12 19:59:46,456 INFO L460 AbstractCegarLoop]: Interpolant automaton has 13 states. [2018-04-12 19:59:46,456 INFO L276 IsEmpty]: Start isEmpty. Operand 0 states and 0 transitions. [2018-04-12 19:59:46,456 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-04-12 19:59:46,459 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction CFG 12.04 07:59:46 BoogieIcfgContainer [2018-04-12 19:59:46,459 INFO L132 PluginConnector]: ------------------------ END TraceAbstraction---------------------------- [2018-04-12 19:59:46,460 INFO L168 Benchmark]: Toolchain (without parser) took 3587.28 ms. Allocated memory was 404.2 MB in the beginning and 670.6 MB in the end (delta: 266.3 MB). Free memory was 340.7 MB in the beginning and 417.3 MB in the end (delta: -76.6 MB). Peak memory consumption was 189.7 MB. Max. memory is 5.3 GB. [2018-04-12 19:59:46,461 INFO L168 Benchmark]: CDTParser took 0.16 ms. Allocated memory is still 404.2 MB. Free memory is still 367.2 MB. There was no memory consumed. Max. memory is 5.3 GB. [2018-04-12 19:59:46,462 INFO L168 Benchmark]: CACSL2BoogieTranslator took 229.08 ms. Allocated memory is still 404.2 MB. Free memory was 339.4 MB in the beginning and 315.5 MB in the end (delta: 23.9 MB). Peak memory consumption was 23.9 MB. Max. memory is 5.3 GB. [2018-04-12 19:59:46,462 INFO L168 Benchmark]: Boogie Preprocessor took 35.72 ms. Allocated memory is still 404.2 MB. Free memory was 315.5 MB in the beginning and 314.2 MB in the end (delta: 1.3 MB). Peak memory consumption was 1.3 MB. Max. memory is 5.3 GB. [2018-04-12 19:59:46,462 INFO L168 Benchmark]: RCFGBuilder took 380.82 ms. Allocated memory was 404.2 MB in the beginning and 617.6 MB in the end (delta: 213.4 MB). Free memory was 312.8 MB in the beginning and 551.6 MB in the end (delta: -238.8 MB). Peak memory consumption was 23.2 MB. Max. memory is 5.3 GB. [2018-04-12 19:59:46,463 INFO L168 Benchmark]: TraceAbstraction took 2939.16 ms. Allocated memory was 617.6 MB in the beginning and 670.6 MB in the end (delta: 53.0 MB). Free memory was 551.6 MB in the beginning and 417.3 MB in the end (delta: 134.3 MB). Peak memory consumption was 187.3 MB. Max. memory is 5.3 GB. [2018-04-12 19:59:46,465 INFO L344 ainManager$Toolchain]: ####################### End [Toolchain 1] ####################### --- Results --- * Results from de.uni_freiburg.informatik.ultimate.core: - StatisticsResult: Toolchain Benchmarks Benchmark results are: * CDTParser took 0.16 ms. Allocated memory is still 404.2 MB. Free memory is still 367.2 MB. There was no memory consumed. Max. memory is 5.3 GB. * CACSL2BoogieTranslator took 229.08 ms. Allocated memory is still 404.2 MB. Free memory was 339.4 MB in the beginning and 315.5 MB in the end (delta: 23.9 MB). Peak memory consumption was 23.9 MB. Max. memory is 5.3 GB. * Boogie Preprocessor took 35.72 ms. Allocated memory is still 404.2 MB. Free memory was 315.5 MB in the beginning and 314.2 MB in the end (delta: 1.3 MB). Peak memory consumption was 1.3 MB. Max. memory is 5.3 GB. * RCFGBuilder took 380.82 ms. Allocated memory was 404.2 MB in the beginning and 617.6 MB in the end (delta: 213.4 MB). Free memory was 312.8 MB in the beginning and 551.6 MB in the end (delta: -238.8 MB). Peak memory consumption was 23.2 MB. Max. memory is 5.3 GB. * TraceAbstraction took 2939.16 ms. Allocated memory was 617.6 MB in the beginning and 670.6 MB in the end (delta: 53.0 MB). Free memory was 551.6 MB in the beginning and 417.3 MB in the end (delta: 134.3 MB). Peak memory consumption was 187.3 MB. Max. memory is 5.3 GB. * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: - PositiveResult [Line: 564]: all allocated memory was freed For all program executions holds that all allocated memory was freed at this location - PositiveResult [Line: 558]: pointer dereference always succeeds For all program executions holds that pointer dereference always succeeds at this location - PositiveResult [Line: 558]: pointer dereference always succeeds For all program executions holds that pointer dereference always succeeds at this location - PositiveResult [Line: 551]: pointer dereference always succeeds For all program executions holds that pointer dereference always succeeds at this location - PositiveResult [Line: 551]: pointer dereference always succeeds For all program executions holds that pointer dereference always succeeds at this location - PositiveResult [Line: 551]: pointer dereference always succeeds For all program executions holds that pointer dereference always succeeds at this location - PositiveResult [Line: 558]: pointer dereference always succeeds For all program executions holds that pointer dereference always succeeds at this location - PositiveResult [Line: 551]: pointer dereference always succeeds For all program executions holds that pointer dereference always succeeds at this location - PositiveResult [Line: 558]: pointer dereference always succeeds For all program executions holds that pointer dereference always succeeds at this location - AllSpecificationsHoldResult: All specifications hold 9 specifications checked. All of them hold - StatisticsResult: Ultimate Automizer benchmark data CFG has 6 procedures, 56 locations, 9 error locations. SAFE Result, 2.9s OverallTime, 14 OverallIterations, 4 TraceHistogramMax, 1.4s AutomataDifference, 0.0s DeadEndRemovalTime, 0.0s HoareAnnotationTime, HoareTripleCheckerStatistics: 552 SDtfs, 960 SDslu, 1682 SDs, 0 SdLazy, 1342 SolverSat, 95 SolverUnsat, 0 SolverUnknown, 0 SolverNotchecked, 0.7s Time, PredicateUnifierStatistics: 0 DeclaredPredicates, 154 GetRequests, 28 SyntacticMatches, 3 SemanticMatches, 123 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 137 ImplicationChecksByTransitivity, 1.1s Time, 0.0s BasicInterpolantAutomatonTime, BiggestAbstraction: size=134occurred in iteration=11, traceCheckStatistics: No data available, InterpolantConsolidationStatistics: No data available, PathInvariantsStatistics: No data available, 23/52 InterpolantCoveringCapability, TotalInterpolationStatistics: No data available, 0.0s AbstIntTime, 0 AbstIntIterations, 0 AbstIntStrong, NaN AbsIntWeakeningRatio, NaN AbsIntAvgWeakeningVarsNumRemoved, NaN AbsIntAvgWeakenedConjuncts, 0.0s DumpTime, AutomataMinimizationStatistics: 0.0s AutomataMinimizationTime, 14 MinimizatonAttempts, 199 StatesRemovedByMinimization, 10 NontrivialMinimizations, HoareAnnotationStatistics: No data available, RefinementEngineStatistics: TraceCheckStatistics: 0.0s SsaConstructionTime, 0.1s SatisfiabilityAnalysisTime, 1.0s InterpolantComputationTime, 387 NumberOfCodeBlocks, 387 NumberOfCodeBlocksAsserted, 14 NumberOfCheckSat, 373 ConstructedInterpolants, 0 QuantifiedInterpolants, 78656 SizeOfPredicates, 0 NumberOfNonLiveVariables, 0 ConjunctsInSsa, 0 ConjunctsInUnsatCore, 14 InterpolantComputations, 10 PerfectInterpolantSequences, 23/52 InterpolantCoveringCapability, InvariantSynthesisStatistics: No data available, InterpolantConsolidationStatistics: No data available, ReuseStatistics: No data available RESULT: Ultimate proved your program to be correct! Written .csv to /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/../../../releaseScripts/default/UAutomizer-linux/csv/diff-alloca_true-valid-memsafety_true-termination.i_svcomp-DerefFreeMemtrack-32bit-Automizer_SmtInterpol_Array.epf_AutomizerC.xml/Csv-Benchmark-0-2018-04-12_19-59-46-474.csv Written .csv to /home/ultimate/work/ultimate/releaseScripts/default/UAutomizer-linux/../../../releaseScripts/default/UAutomizer-linux/csv/diff-alloca_true-valid-memsafety_true-termination.i_svcomp-DerefFreeMemtrack-32bit-Automizer_SmtInterpol_Array.epf_AutomizerC.xml/Csv-TraceAbstractionBenchmarks-0-2018-04-12_19-59-46-474.csv Received shutdown request...