java -Xmx8000000000 -jar /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/plugins/org.eclipse.equinox.launcher_1.3.100.v20150511-1540.jar -data @noDefault -ultimatedata /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data --generate-csv --csv-dir csv -tc ../../../trunk/examples/toolchains/AutomizerCInline.xml -s ../../../trunk/examples/settings/ai/taipanbench/svcomp-Reach-64bit-RubberTaipan_Default-OldIcfg.epf -i ../../../trunk/examples/svcomp/loop-crafted/simple_array_index_value_true-unreach-call3_true-termination.i -------------------------------------------------------------------------------- This is Ultimate 0.1.23-3142e50-m [2018-09-10 10:13:26,166 INFO L170 SettingsManager]: Resetting all preferences to default values... [2018-09-10 10:13:26,168 INFO L174 SettingsManager]: Resetting UltimateCore preferences to default values [2018-09-10 10:13:26,186 INFO L177 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2018-09-10 10:13:26,186 INFO L174 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2018-09-10 10:13:26,188 INFO L174 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2018-09-10 10:13:26,189 INFO L174 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2018-09-10 10:13:26,191 INFO L174 SettingsManager]: Resetting LassoRanker preferences to default values [2018-09-10 10:13:26,192 INFO L174 SettingsManager]: Resetting Reaching Definitions preferences to default values [2018-09-10 10:13:26,193 INFO L174 SettingsManager]: Resetting SyntaxChecker preferences to default values [2018-09-10 10:13:26,194 INFO L177 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2018-09-10 10:13:26,195 INFO L174 SettingsManager]: Resetting LTL2Aut preferences to default values [2018-09-10 10:13:26,196 INFO L174 SettingsManager]: Resetting PEA to Boogie preferences to default values [2018-09-10 10:13:26,197 INFO L174 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2018-09-10 10:13:26,198 INFO L174 SettingsManager]: Resetting ChcToBoogie preferences to default values [2018-09-10 10:13:26,199 INFO L174 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2018-09-10 10:13:26,200 INFO L174 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2018-09-10 10:13:26,202 INFO L174 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2018-09-10 10:13:26,204 INFO L174 SettingsManager]: Resetting CodeCheck preferences to default values [2018-09-10 10:13:26,205 INFO L174 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2018-09-10 10:13:26,206 INFO L174 SettingsManager]: Resetting RCFGBuilder preferences to default values [2018-09-10 10:13:26,208 INFO L174 SettingsManager]: Resetting TraceAbstraction preferences to default values [2018-09-10 10:13:26,210 INFO L177 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2018-09-10 10:13:26,211 INFO L177 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2018-09-10 10:13:26,211 INFO L174 SettingsManager]: Resetting TreeAutomizer preferences to default values [2018-09-10 10:13:26,212 INFO L174 SettingsManager]: Resetting IcfgTransformer preferences to default values [2018-09-10 10:13:26,213 INFO L174 SettingsManager]: Resetting Boogie Printer preferences to default values [2018-09-10 10:13:26,214 INFO L174 SettingsManager]: Resetting ReqPrinter preferences to default values [2018-09-10 10:13:26,215 INFO L174 SettingsManager]: Resetting Witness Printer preferences to default values [2018-09-10 10:13:26,216 INFO L177 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2018-09-10 10:13:26,216 INFO L174 SettingsManager]: Resetting CDTParser preferences to default values [2018-09-10 10:13:26,217 INFO L177 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2018-09-10 10:13:26,217 INFO L177 SettingsManager]: ReqParser provides no preferences, ignoring... [2018-09-10 10:13:26,217 INFO L174 SettingsManager]: Resetting SmtParser preferences to default values [2018-09-10 10:13:26,218 INFO L174 SettingsManager]: Resetting Witness Parser preferences to default values [2018-09-10 10:13:26,219 INFO L181 SettingsManager]: Finished resetting all preferences to default values... [2018-09-10 10:13:26,220 INFO L98 SettingsManager]: Beginning loading settings from /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/settings/ai/taipanbench/svcomp-Reach-64bit-RubberTaipan_Default-OldIcfg.epf [2018-09-10 10:13:26,235 INFO L110 SettingsManager]: Loading preferences was successful [2018-09-10 10:13:26,235 INFO L112 SettingsManager]: Preferences different from defaults after loading the file: [2018-09-10 10:13:26,236 INFO L131 SettingsManager]: Preferences of Boogie Procedure Inliner differ from their defaults: [2018-09-10 10:13:26,236 INFO L133 SettingsManager]: * User list type=DISABLED [2018-09-10 10:13:26,236 INFO L133 SettingsManager]: * calls to implemented procedures=false [2018-09-10 10:13:26,236 INFO L131 SettingsManager]: Preferences of Abstract Interpretation differ from their defaults: [2018-09-10 10:13:26,237 INFO L133 SettingsManager]: * Abstract domain for RCFG-of-the-future=PoormanAbstractDomain [2018-09-10 10:13:26,237 INFO L133 SettingsManager]: * Abstract domain=CompoundDomain [2018-09-10 10:13:26,237 INFO L133 SettingsManager]: * Log string format=TERM [2018-09-10 10:13:26,237 INFO L133 SettingsManager]: * Check feasibility of abstract posts with an SMT solver=true [2018-09-10 10:13:26,237 INFO L133 SettingsManager]: * Interval Domain=false [2018-09-10 10:13:26,238 INFO L131 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2018-09-10 10:13:26,238 INFO L133 SettingsManager]: * Overapproximate operations on floating types=true [2018-09-10 10:13:26,238 INFO L133 SettingsManager]: * Check division by zero=IGNORE [2018-09-10 10:13:26,239 INFO L133 SettingsManager]: * Pointer to allocated memory at dereference=IGNORE [2018-09-10 10:13:26,239 INFO L133 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2018-09-10 10:13:26,239 INFO L133 SettingsManager]: * Check array bounds for arrays that are off heap=IGNORE [2018-09-10 10:13:26,239 INFO L133 SettingsManager]: * Check if freed pointer was valid=false [2018-09-10 10:13:26,239 INFO L133 SettingsManager]: * Pointer base address is valid at dereference=IGNORE [2018-09-10 10:13:26,240 INFO L131 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2018-09-10 10:13:26,240 INFO L133 SettingsManager]: * Size of a code block=SequenceOfStatements [2018-09-10 10:13:26,240 INFO L133 SettingsManager]: * To the following directory=./dump/ [2018-09-10 10:13:26,240 INFO L133 SettingsManager]: * SMT solver=External_DefaultMode [2018-09-10 10:13:26,240 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-09-10 10:13:26,240 INFO L131 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2018-09-10 10:13:26,241 INFO L133 SettingsManager]: * Compute Interpolants along a Counterexample=FPandBP [2018-09-10 10:13:26,241 INFO L133 SettingsManager]: * Positions where we compute the Hoare Annotation=LoopsAndPotentialCycles [2018-09-10 10:13:26,241 INFO L133 SettingsManager]: * Trace refinement strategy=RUBBER_TAIPAN [2018-09-10 10:13:26,241 INFO L133 SettingsManager]: * SMT solver=External_ModelsAndUnsatCoreMode [2018-09-10 10:13:26,241 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in [2018-09-10 10:13:26,242 INFO L133 SettingsManager]: * Compute Hoare Annotation of negated interpolant automaton, abstraction and CFG=true [2018-09-10 10:13:26,242 INFO L133 SettingsManager]: * To the following directory=dump/ [2018-09-10 10:13:26,242 INFO L133 SettingsManager]: * Abstract interpretation Mode=USE_PREDICATES [2018-09-10 10:13:26,287 INFO L81 nceAwareModelManager]: Repository-Root is: /tmp [2018-09-10 10:13:26,304 INFO L258 ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized [2018-09-10 10:13:26,310 INFO L214 ainManager$Toolchain]: [Toolchain 1]: Toolchain selected. [2018-09-10 10:13:26,311 INFO L271 PluginConnector]: Initializing CDTParser... [2018-09-10 10:13:26,312 INFO L276 PluginConnector]: CDTParser initialized [2018-09-10 10:13:26,312 INFO L418 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/svcomp/loop-crafted/simple_array_index_value_true-unreach-call3_true-termination.i [2018-09-10 10:13:26,667 INFO L220 CDTParser]: Created temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/eb1ca8345/56fbfcedc6874fc7bab73fb9e633e098/FLAG0bf1ab07c [2018-09-10 10:13:26,807 INFO L276 CDTParser]: Found 1 translation units. [2018-09-10 10:13:26,808 INFO L158 CDTParser]: Scanning /storage/repos/ultimate/trunk/examples/svcomp/loop-crafted/simple_array_index_value_true-unreach-call3_true-termination.i [2018-09-10 10:13:26,814 INFO L324 CDTParser]: About to delete temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/eb1ca8345/56fbfcedc6874fc7bab73fb9e633e098/FLAG0bf1ab07c [2018-09-10 10:13:26,828 INFO L332 CDTParser]: Successfully deleted /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/eb1ca8345/56fbfcedc6874fc7bab73fb9e633e098 [2018-09-10 10:13:26,838 INFO L296 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2018-09-10 10:13:26,840 INFO L131 ToolchainWalker]: Walking toolchain with 5 elements. [2018-09-10 10:13:26,845 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2018-09-10 10:13:26,845 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2018-09-10 10:13:26,855 INFO L276 PluginConnector]: CACSL2BoogieTranslator initialized [2018-09-10 10:13:26,856 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 10.09 10:13:26" (1/1) ... [2018-09-10 10:13:26,859 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@a3d4853 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:26, skipping insertion in model container [2018-09-10 10:13:26,859 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 10.09 10:13:26" (1/1) ... [2018-09-10 10:13:27,042 INFO L180 PRDispatcher]: Starting pre-run dispatcher in SV-COMP mode [2018-09-10 10:13:27,088 INFO L175 PostProcessor]: Settings: Checked method=main [2018-09-10 10:13:27,107 INFO L431 MainDispatcher]: Starting main dispatcher in SV-COMP mode [2018-09-10 10:13:27,113 INFO L175 PostProcessor]: Settings: Checked method=main [2018-09-10 10:13:27,124 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27 WrapperNode [2018-09-10 10:13:27,124 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2018-09-10 10:13:27,125 INFO L113 PluginConnector]: ------------------------Boogie Procedure Inliner---------------------------- [2018-09-10 10:13:27,125 INFO L271 PluginConnector]: Initializing Boogie Procedure Inliner... [2018-09-10 10:13:27,125 INFO L276 PluginConnector]: Boogie Procedure Inliner initialized [2018-09-10 10:13:27,134 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,141 INFO L185 PluginConnector]: Executing the observer Inliner from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,147 INFO L132 PluginConnector]: ------------------------ END Boogie Procedure Inliner---------------------------- [2018-09-10 10:13:27,147 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2018-09-10 10:13:27,147 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2018-09-10 10:13:27,148 INFO L276 PluginConnector]: Boogie Preprocessor initialized [2018-09-10 10:13:27,157 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,157 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,158 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,158 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,159 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,165 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,166 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... [2018-09-10 10:13:27,167 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2018-09-10 10:13:27,168 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2018-09-10 10:13:27,168 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2018-09-10 10:13:27,168 INFO L276 PluginConnector]: RCFGBuilder initialized [2018-09-10 10:13:27,169 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (1/1) ... No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-09-10 10:13:27,229 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2018-09-10 10:13:27,230 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2018-09-10 10:13:27,230 INFO L130 BoogieDeclarations]: Found specification of procedure __U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assert [2018-09-10 10:13:27,230 INFO L138 BoogieDeclarations]: Found implementation of procedure __U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assert [2018-09-10 10:13:27,230 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2018-09-10 10:13:27,230 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2018-09-10 10:13:27,231 INFO L130 BoogieDeclarations]: Found specification of procedure main [2018-09-10 10:13:27,231 INFO L138 BoogieDeclarations]: Found implementation of procedure main [2018-09-10 10:13:27,513 INFO L353 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2018-09-10 10:13:27,514 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 10.09 10:13:27 BoogieIcfgContainer [2018-09-10 10:13:27,514 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2018-09-10 10:13:27,515 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2018-09-10 10:13:27,515 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2018-09-10 10:13:27,518 INFO L276 PluginConnector]: TraceAbstraction initialized [2018-09-10 10:13:27,519 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 10.09 10:13:26" (1/3) ... [2018-09-10 10:13:27,520 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@3af50339 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 10.09 10:13:27, skipping insertion in model container [2018-09-10 10:13:27,520 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 10.09 10:13:27" (2/3) ... [2018-09-10 10:13:27,520 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@3af50339 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 10.09 10:13:27, skipping insertion in model container [2018-09-10 10:13:27,520 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 10.09 10:13:27" (3/3) ... [2018-09-10 10:13:27,522 INFO L112 eAbstractionObserver]: Analyzing ICFG simple_array_index_value_true-unreach-call3_true-termination.i [2018-09-10 10:13:27,531 INFO L137 ceAbstractionStarter]: Automizer settings: Hoare:true NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION [2018-09-10 10:13:27,537 INFO L149 ceAbstractionStarter]: Appying trace abstraction to program that has 1 error locations. [2018-09-10 10:13:27,581 INFO L130 ementStrategyFactory]: Using default assertion order modulation [2018-09-10 10:13:27,582 INFO L381 AbstractCegarLoop]: Interprodecural is true [2018-09-10 10:13:27,582 INFO L382 AbstractCegarLoop]: Hoare is true [2018-09-10 10:13:27,582 INFO L383 AbstractCegarLoop]: Compute interpolants for FPandBP [2018-09-10 10:13:27,582 INFO L384 AbstractCegarLoop]: Backedges is STRAIGHT_LINE [2018-09-10 10:13:27,582 INFO L385 AbstractCegarLoop]: Determinization is PREDICATE_ABSTRACTION [2018-09-10 10:13:27,582 INFO L386 AbstractCegarLoop]: Difference is false [2018-09-10 10:13:27,582 INFO L387 AbstractCegarLoop]: Minimize is MINIMIZE_SEVPA [2018-09-10 10:13:27,583 INFO L392 AbstractCegarLoop]: ======== Iteration 0==of CEGAR loop == AllErrorsAtOnce======== [2018-09-10 10:13:27,600 INFO L276 IsEmpty]: Start isEmpty. Operand 22 states. [2018-09-10 10:13:27,606 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 14 [2018-09-10 10:13:27,607 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:27,608 INFO L376 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:27,609 INFO L423 AbstractCegarLoop]: === Iteration 1 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:27,615 INFO L82 PathProgramCache]: Analyzing trace with hash -1098901645, now seen corresponding path program 1 times [2018-09-10 10:13:27,618 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:27,667 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:27,667 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:27,667 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:27,668 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:27,693 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:27,720 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:27,722 INFO L313 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-09-10 10:13:27,723 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [2] imperfect sequences [] total 2 [2018-09-10 10:13:27,723 INFO L265 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-09-10 10:13:27,726 INFO L459 AbstractCegarLoop]: Interpolant automaton has 2 states [2018-09-10 10:13:27,738 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 2 interpolants. [2018-09-10 10:13:27,739 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=1, Invalid=1, Unknown=0, NotChecked=0, Total=2 [2018-09-10 10:13:27,741 INFO L87 Difference]: Start difference. First operand 22 states. Second operand 2 states. [2018-09-10 10:13:27,763 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:27,763 INFO L93 Difference]: Finished difference Result 37 states and 44 transitions. [2018-09-10 10:13:27,764 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 2 states. [2018-09-10 10:13:27,765 INFO L78 Accepts]: Start accepts. Automaton has 2 states. Word has length 13 [2018-09-10 10:13:27,766 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:27,774 INFO L225 Difference]: With dead ends: 37 [2018-09-10 10:13:27,775 INFO L226 Difference]: Without dead ends: 18 [2018-09-10 10:13:27,779 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 2 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 0 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=1, Invalid=1, Unknown=0, NotChecked=0, Total=2 [2018-09-10 10:13:27,797 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 18 states. [2018-09-10 10:13:27,812 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 18 to 18. [2018-09-10 10:13:27,814 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 18 states. [2018-09-10 10:13:27,815 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 18 states to 18 states and 19 transitions. [2018-09-10 10:13:27,816 INFO L78 Accepts]: Start accepts. Automaton has 18 states and 19 transitions. Word has length 13 [2018-09-10 10:13:27,817 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:27,817 INFO L480 AbstractCegarLoop]: Abstraction has 18 states and 19 transitions. [2018-09-10 10:13:27,817 INFO L481 AbstractCegarLoop]: Interpolant automaton has 2 states. [2018-09-10 10:13:27,817 INFO L276 IsEmpty]: Start isEmpty. Operand 18 states and 19 transitions. [2018-09-10 10:13:27,818 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 15 [2018-09-10 10:13:27,818 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:27,818 INFO L376 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:27,819 INFO L423 AbstractCegarLoop]: === Iteration 2 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:27,819 INFO L82 PathProgramCache]: Analyzing trace with hash 593775156, now seen corresponding path program 1 times [2018-09-10 10:13:27,820 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:27,821 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:27,821 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:27,821 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:27,821 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:27,849 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:27,902 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:27,902 INFO L313 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-09-10 10:13:27,902 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-09-10 10:13:27,903 INFO L265 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-09-10 10:13:27,904 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-09-10 10:13:27,905 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-09-10 10:13:27,905 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-09-10 10:13:27,906 INFO L87 Difference]: Start difference. First operand 18 states and 19 transitions. Second operand 3 states. [2018-09-10 10:13:28,022 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:28,023 INFO L93 Difference]: Finished difference Result 35 states and 38 transitions. [2018-09-10 10:13:28,023 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-09-10 10:13:28,024 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 14 [2018-09-10 10:13:28,024 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:28,027 INFO L225 Difference]: With dead ends: 35 [2018-09-10 10:13:28,027 INFO L226 Difference]: Without dead ends: 24 [2018-09-10 10:13:28,028 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-09-10 10:13:28,029 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 24 states. [2018-09-10 10:13:28,038 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 24 to 20. [2018-09-10 10:13:28,038 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 20 states. [2018-09-10 10:13:28,039 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 20 states to 20 states and 21 transitions. [2018-09-10 10:13:28,039 INFO L78 Accepts]: Start accepts. Automaton has 20 states and 21 transitions. Word has length 14 [2018-09-10 10:13:28,040 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:28,040 INFO L480 AbstractCegarLoop]: Abstraction has 20 states and 21 transitions. [2018-09-10 10:13:28,040 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-09-10 10:13:28,040 INFO L276 IsEmpty]: Start isEmpty. Operand 20 states and 21 transitions. [2018-09-10 10:13:28,041 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 17 [2018-09-10 10:13:28,041 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:28,041 INFO L376 BasicCegarLoop]: trace histogram [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:28,042 INFO L423 AbstractCegarLoop]: === Iteration 3 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:28,042 INFO L82 PathProgramCache]: Analyzing trace with hash -208069298, now seen corresponding path program 1 times [2018-09-10 10:13:28,042 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:28,043 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:28,044 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:28,044 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:28,044 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:28,060 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:28,238 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:28,239 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:28,239 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:28,251 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:28,251 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-09-10 10:13:28,283 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:28,292 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:28,372 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 6 treesize of output 5 [2018-09-10 10:13:28,374 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-09-10 10:13:28,388 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-09-10 10:13:28,389 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 1 variables, input treesize:6, output treesize:5 [2018-09-10 10:13:28,585 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:28,585 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:28,978 INFO L477 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 7 treesize of output 5 [2018-09-10 10:13:28,982 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-09-10 10:13:28,989 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-1 vars, End of recursive call: and 2 xjuncts. [2018-09-10 10:13:28,990 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 1 variables, input treesize:12, output treesize:11 [2018-09-10 10:13:29,026 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:29,048 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:29,049 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 3 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 3 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:29,068 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:29,068 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-09-10 10:13:29,084 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:29,088 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:29,105 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:29,106 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:29,340 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:29,343 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:29,345 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 7, 7, 4, 4] total 16 [2018-09-10 10:13:29,345 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:29,346 INFO L459 AbstractCegarLoop]: Interpolant automaton has 9 states [2018-09-10 10:13:29,346 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants. [2018-09-10 10:13:29,346 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=48, Invalid=192, Unknown=0, NotChecked=0, Total=240 [2018-09-10 10:13:29,347 INFO L87 Difference]: Start difference. First operand 20 states and 21 transitions. Second operand 9 states. [2018-09-10 10:13:29,578 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:29,578 INFO L93 Difference]: Finished difference Result 60 states and 68 transitions. [2018-09-10 10:13:29,580 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 10 states. [2018-09-10 10:13:29,580 INFO L78 Accepts]: Start accepts. Automaton has 9 states. Word has length 16 [2018-09-10 10:13:29,580 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:29,582 INFO L225 Difference]: With dead ends: 60 [2018-09-10 10:13:29,583 INFO L226 Difference]: Without dead ends: 49 [2018-09-10 10:13:29,584 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 68 GetRequests, 51 SyntacticMatches, 1 SemanticMatches, 16 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 46 ImplicationChecksByTransitivity, 0.9s TimeCoverageRelationStatistics Valid=61, Invalid=245, Unknown=0, NotChecked=0, Total=306 [2018-09-10 10:13:29,584 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 49 states. [2018-09-10 10:13:29,592 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 49 to 32. [2018-09-10 10:13:29,592 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 32 states. [2018-09-10 10:13:29,593 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 32 states to 32 states and 34 transitions. [2018-09-10 10:13:29,593 INFO L78 Accepts]: Start accepts. Automaton has 32 states and 34 transitions. Word has length 16 [2018-09-10 10:13:29,594 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:29,594 INFO L480 AbstractCegarLoop]: Abstraction has 32 states and 34 transitions. [2018-09-10 10:13:29,594 INFO L481 AbstractCegarLoop]: Interpolant automaton has 9 states. [2018-09-10 10:13:29,594 INFO L276 IsEmpty]: Start isEmpty. Operand 32 states and 34 transitions. [2018-09-10 10:13:29,595 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 21 [2018-09-10 10:13:29,595 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:29,595 INFO L376 BasicCegarLoop]: trace histogram [4, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:29,596 INFO L423 AbstractCegarLoop]: === Iteration 4 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:29,596 INFO L82 PathProgramCache]: Analyzing trace with hash -1092139006, now seen corresponding path program 2 times [2018-09-10 10:13:29,596 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:29,597 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:29,597 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:29,597 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:29,597 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:29,616 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:30,050 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:30,050 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:30,050 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:30,071 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-09-10 10:13:30,071 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:13:30,087 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-09-10 10:13:30,087 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:30,090 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:30,128 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:30,128 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:30,240 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:30,267 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:30,267 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 5 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 5 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:30,284 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-09-10 10:13:30,284 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:13:30,311 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-09-10 10:13:30,312 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:30,316 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:30,328 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:30,329 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:30,341 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:30,342 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:30,343 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [6, 6, 6, 6, 6] total 10 [2018-09-10 10:13:30,343 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:30,343 INFO L459 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-09-10 10:13:30,344 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-09-10 10:13:30,344 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=33, Invalid=57, Unknown=0, NotChecked=0, Total=90 [2018-09-10 10:13:30,344 INFO L87 Difference]: Start difference. First operand 32 states and 34 transitions. Second operand 6 states. [2018-09-10 10:13:30,533 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:30,534 INFO L93 Difference]: Finished difference Result 61 states and 68 transitions. [2018-09-10 10:13:30,536 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-09-10 10:13:30,536 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 20 [2018-09-10 10:13:30,536 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:30,537 INFO L225 Difference]: With dead ends: 61 [2018-09-10 10:13:30,537 INFO L226 Difference]: Without dead ends: 42 [2018-09-10 10:13:30,538 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 84 GetRequests, 74 SyntacticMatches, 2 SemanticMatches, 8 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 4 ImplicationChecksByTransitivity, 0.5s TimeCoverageRelationStatistics Valid=33, Invalid=57, Unknown=0, NotChecked=0, Total=90 [2018-09-10 10:13:30,538 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 42 states. [2018-09-10 10:13:30,543 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 42 to 26. [2018-09-10 10:13:30,544 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 26 states. [2018-09-10 10:13:30,544 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 26 states to 26 states and 27 transitions. [2018-09-10 10:13:30,545 INFO L78 Accepts]: Start accepts. Automaton has 26 states and 27 transitions. Word has length 20 [2018-09-10 10:13:30,545 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:30,545 INFO L480 AbstractCegarLoop]: Abstraction has 26 states and 27 transitions. [2018-09-10 10:13:30,545 INFO L481 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-09-10 10:13:30,545 INFO L276 IsEmpty]: Start isEmpty. Operand 26 states and 27 transitions. [2018-09-10 10:13:30,546 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 23 [2018-09-10 10:13:30,546 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:30,546 INFO L376 BasicCegarLoop]: trace histogram [5, 4, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:30,547 INFO L423 AbstractCegarLoop]: === Iteration 5 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:30,547 INFO L82 PathProgramCache]: Analyzing trace with hash -1168908388, now seen corresponding path program 3 times [2018-09-10 10:13:30,547 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:30,548 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:30,548 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:30,548 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:30,548 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:30,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:30,692 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 20 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:30,693 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:30,693 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:30,702 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-09-10 10:13:30,703 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-09-10 10:13:30,722 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 5 check-sat command(s) [2018-09-10 10:13:30,723 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:30,725 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:30,739 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 20 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:30,739 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:30,863 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 20 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:30,883 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:30,883 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 7 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 7 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:30,899 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-09-10 10:13:30,899 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-09-10 10:13:30,973 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 5 check-sat command(s) [2018-09-10 10:13:30,973 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:30,978 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:31,000 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 20 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:31,000 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:31,015 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 20 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:31,017 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:31,018 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7, 7, 7] total 12 [2018-09-10 10:13:31,018 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:31,018 INFO L459 AbstractCegarLoop]: Interpolant automaton has 7 states [2018-09-10 10:13:31,019 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 7 interpolants. [2018-09-10 10:13:31,019 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132 [2018-09-10 10:13:31,019 INFO L87 Difference]: Start difference. First operand 26 states and 27 transitions. Second operand 7 states. [2018-09-10 10:13:31,264 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:31,265 INFO L93 Difference]: Finished difference Result 59 states and 66 transitions. [2018-09-10 10:13:31,265 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 7 states. [2018-09-10 10:13:31,265 INFO L78 Accepts]: Start accepts. Automaton has 7 states. Word has length 22 [2018-09-10 10:13:31,266 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:31,267 INFO L225 Difference]: With dead ends: 59 [2018-09-10 10:13:31,267 INFO L226 Difference]: Without dead ends: 48 [2018-09-10 10:13:31,268 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 93 GetRequests, 81 SyntacticMatches, 2 SemanticMatches, 10 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 5 ImplicationChecksByTransitivity, 0.2s TimeCoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132 [2018-09-10 10:13:31,268 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 48 states. [2018-09-10 10:13:31,273 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 48 to 28. [2018-09-10 10:13:31,274 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 28 states. [2018-09-10 10:13:31,275 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 28 states to 28 states and 29 transitions. [2018-09-10 10:13:31,275 INFO L78 Accepts]: Start accepts. Automaton has 28 states and 29 transitions. Word has length 22 [2018-09-10 10:13:31,275 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:31,275 INFO L480 AbstractCegarLoop]: Abstraction has 28 states and 29 transitions. [2018-09-10 10:13:31,275 INFO L481 AbstractCegarLoop]: Interpolant automaton has 7 states. [2018-09-10 10:13:31,276 INFO L276 IsEmpty]: Start isEmpty. Operand 28 states and 29 transitions. [2018-09-10 10:13:31,276 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 25 [2018-09-10 10:13:31,276 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:31,277 INFO L376 BasicCegarLoop]: trace histogram [6, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:31,277 INFO L423 AbstractCegarLoop]: === Iteration 6 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:31,277 INFO L82 PathProgramCache]: Analyzing trace with hash -1929840458, now seen corresponding path program 4 times [2018-09-10 10:13:31,277 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:31,278 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:31,278 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:31,278 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:31,278 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:31,295 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:31,452 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 0 proven. 30 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:31,453 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:31,453 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:31,473 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-09-10 10:13:31,473 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-09-10 10:13:31,494 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-09-10 10:13:31,495 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:31,498 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:31,525 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 0 proven. 30 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:31,525 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:31,654 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 0 proven. 30 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:31,675 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:31,675 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 9 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 9 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:31,691 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-09-10 10:13:31,691 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-09-10 10:13:31,729 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-09-10 10:13:31,729 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:31,733 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:31,762 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 0 proven. 30 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:31,762 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:31,819 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 0 proven. 30 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:31,823 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:31,823 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [8, 8, 8, 8, 8] total 14 [2018-09-10 10:13:31,823 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:31,824 INFO L459 AbstractCegarLoop]: Interpolant automaton has 8 states [2018-09-10 10:13:31,824 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants. [2018-09-10 10:13:31,825 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=61, Invalid=121, Unknown=0, NotChecked=0, Total=182 [2018-09-10 10:13:31,825 INFO L87 Difference]: Start difference. First operand 28 states and 29 transitions. Second operand 8 states. [2018-09-10 10:13:32,158 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:32,159 INFO L93 Difference]: Finished difference Result 65 states and 73 transitions. [2018-09-10 10:13:32,160 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 8 states. [2018-09-10 10:13:32,160 INFO L78 Accepts]: Start accepts. Automaton has 8 states. Word has length 24 [2018-09-10 10:13:32,160 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:32,161 INFO L225 Difference]: With dead ends: 65 [2018-09-10 10:13:32,161 INFO L226 Difference]: Without dead ends: 54 [2018-09-10 10:13:32,162 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 102 GetRequests, 88 SyntacticMatches, 2 SemanticMatches, 12 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 6 ImplicationChecksByTransitivity, 0.2s TimeCoverageRelationStatistics Valid=61, Invalid=121, Unknown=0, NotChecked=0, Total=182 [2018-09-10 10:13:32,162 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 54 states. [2018-09-10 10:13:32,167 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 54 to 30. [2018-09-10 10:13:32,167 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 30 states. [2018-09-10 10:13:32,168 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 30 states to 30 states and 31 transitions. [2018-09-10 10:13:32,168 INFO L78 Accepts]: Start accepts. Automaton has 30 states and 31 transitions. Word has length 24 [2018-09-10 10:13:32,169 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:32,169 INFO L480 AbstractCegarLoop]: Abstraction has 30 states and 31 transitions. [2018-09-10 10:13:32,169 INFO L481 AbstractCegarLoop]: Interpolant automaton has 8 states. [2018-09-10 10:13:32,169 INFO L276 IsEmpty]: Start isEmpty. Operand 30 states and 31 transitions. [2018-09-10 10:13:32,170 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 27 [2018-09-10 10:13:32,170 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:32,170 INFO L376 BasicCegarLoop]: trace histogram [7, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:32,171 INFO L423 AbstractCegarLoop]: === Iteration 7 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:32,171 INFO L82 PathProgramCache]: Analyzing trace with hash 1253847888, now seen corresponding path program 5 times [2018-09-10 10:13:32,171 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:32,172 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:32,172 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:32,172 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:32,172 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:32,189 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:32,354 INFO L134 CoverageAnalysis]: Checked inductivity of 42 backedges. 0 proven. 42 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:32,355 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:32,355 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 10 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 10 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:32,364 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-09-10 10:13:32,364 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:13:32,408 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 7 check-sat command(s) [2018-09-10 10:13:32,408 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:32,411 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:32,424 INFO L134 CoverageAnalysis]: Checked inductivity of 42 backedges. 0 proven. 42 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:32,425 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:32,773 INFO L134 CoverageAnalysis]: Checked inductivity of 42 backedges. 0 proven. 42 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:32,793 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:32,793 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 11 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 11 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:32,812 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-09-10 10:13:32,812 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:13:32,931 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 7 check-sat command(s) [2018-09-10 10:13:32,931 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:32,936 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:32,960 INFO L134 CoverageAnalysis]: Checked inductivity of 42 backedges. 0 proven. 42 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:32,960 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:32,971 INFO L134 CoverageAnalysis]: Checked inductivity of 42 backedges. 0 proven. 42 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:32,973 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:32,973 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 9, 9, 9, 9] total 16 [2018-09-10 10:13:32,973 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:32,974 INFO L459 AbstractCegarLoop]: Interpolant automaton has 9 states [2018-09-10 10:13:32,974 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants. [2018-09-10 10:13:32,975 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=78, Invalid=162, Unknown=0, NotChecked=0, Total=240 [2018-09-10 10:13:32,975 INFO L87 Difference]: Start difference. First operand 30 states and 31 transitions. Second operand 9 states. [2018-09-10 10:13:33,239 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:33,239 INFO L93 Difference]: Finished difference Result 71 states and 80 transitions. [2018-09-10 10:13:33,240 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 9 states. [2018-09-10 10:13:33,240 INFO L78 Accepts]: Start accepts. Automaton has 9 states. Word has length 26 [2018-09-10 10:13:33,240 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:33,241 INFO L225 Difference]: With dead ends: 71 [2018-09-10 10:13:33,241 INFO L226 Difference]: Without dead ends: 60 [2018-09-10 10:13:33,242 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 111 GetRequests, 95 SyntacticMatches, 2 SemanticMatches, 14 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 7 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=78, Invalid=162, Unknown=0, NotChecked=0, Total=240 [2018-09-10 10:13:33,242 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 60 states. [2018-09-10 10:13:33,248 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 60 to 32. [2018-09-10 10:13:33,248 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 32 states. [2018-09-10 10:13:33,249 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 32 states to 32 states and 33 transitions. [2018-09-10 10:13:33,249 INFO L78 Accepts]: Start accepts. Automaton has 32 states and 33 transitions. Word has length 26 [2018-09-10 10:13:33,250 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:33,250 INFO L480 AbstractCegarLoop]: Abstraction has 32 states and 33 transitions. [2018-09-10 10:13:33,250 INFO L481 AbstractCegarLoop]: Interpolant automaton has 9 states. [2018-09-10 10:13:33,250 INFO L276 IsEmpty]: Start isEmpty. Operand 32 states and 33 transitions. [2018-09-10 10:13:33,251 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 29 [2018-09-10 10:13:33,251 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:33,251 INFO L376 BasicCegarLoop]: trace histogram [8, 7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:33,251 INFO L423 AbstractCegarLoop]: === Iteration 8 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:33,251 INFO L82 PathProgramCache]: Analyzing trace with hash -1533333654, now seen corresponding path program 6 times [2018-09-10 10:13:33,251 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:33,252 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:33,253 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:33,253 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:33,253 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:33,268 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:33,476 INFO L134 CoverageAnalysis]: Checked inductivity of 56 backedges. 0 proven. 56 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:33,477 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:33,477 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 12 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 12 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:33,485 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-09-10 10:13:33,485 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-09-10 10:13:33,546 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 8 check-sat command(s) [2018-09-10 10:13:33,546 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:33,549 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:33,573 INFO L134 CoverageAnalysis]: Checked inductivity of 56 backedges. 0 proven. 56 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:33,574 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:33,790 INFO L134 CoverageAnalysis]: Checked inductivity of 56 backedges. 0 proven. 56 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:33,811 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:33,812 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 13 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 13 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:33,827 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-09-10 10:13:33,828 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-09-10 10:13:34,032 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 8 check-sat command(s) [2018-09-10 10:13:34,033 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:34,037 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:34,060 INFO L134 CoverageAnalysis]: Checked inductivity of 56 backedges. 0 proven. 56 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:34,061 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:34,115 INFO L134 CoverageAnalysis]: Checked inductivity of 56 backedges. 0 proven. 56 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:34,117 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:34,118 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [10, 10, 10, 10, 10] total 18 [2018-09-10 10:13:34,118 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:34,118 INFO L459 AbstractCegarLoop]: Interpolant automaton has 10 states [2018-09-10 10:13:34,119 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants. [2018-09-10 10:13:34,119 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=97, Invalid=209, Unknown=0, NotChecked=0, Total=306 [2018-09-10 10:13:34,119 INFO L87 Difference]: Start difference. First operand 32 states and 33 transitions. Second operand 10 states. [2018-09-10 10:13:34,423 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:34,424 INFO L93 Difference]: Finished difference Result 77 states and 87 transitions. [2018-09-10 10:13:34,425 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 10 states. [2018-09-10 10:13:34,425 INFO L78 Accepts]: Start accepts. Automaton has 10 states. Word has length 28 [2018-09-10 10:13:34,425 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:34,426 INFO L225 Difference]: With dead ends: 77 [2018-09-10 10:13:34,427 INFO L226 Difference]: Without dead ends: 66 [2018-09-10 10:13:34,428 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 120 GetRequests, 102 SyntacticMatches, 2 SemanticMatches, 16 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 8 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=97, Invalid=209, Unknown=0, NotChecked=0, Total=306 [2018-09-10 10:13:34,428 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 66 states. [2018-09-10 10:13:34,433 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 66 to 34. [2018-09-10 10:13:34,433 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 34 states. [2018-09-10 10:13:34,434 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 34 states to 34 states and 35 transitions. [2018-09-10 10:13:34,434 INFO L78 Accepts]: Start accepts. Automaton has 34 states and 35 transitions. Word has length 28 [2018-09-10 10:13:34,435 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:34,435 INFO L480 AbstractCegarLoop]: Abstraction has 34 states and 35 transitions. [2018-09-10 10:13:34,435 INFO L481 AbstractCegarLoop]: Interpolant automaton has 10 states. [2018-09-10 10:13:34,435 INFO L276 IsEmpty]: Start isEmpty. Operand 34 states and 35 transitions. [2018-09-10 10:13:34,436 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 31 [2018-09-10 10:13:34,436 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:34,436 INFO L376 BasicCegarLoop]: trace histogram [9, 8, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:34,436 INFO L423 AbstractCegarLoop]: === Iteration 9 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:34,437 INFO L82 PathProgramCache]: Analyzing trace with hash 44797188, now seen corresponding path program 7 times [2018-09-10 10:13:34,437 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:34,438 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:34,438 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:34,438 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:34,438 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:34,452 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:34,620 INFO L134 CoverageAnalysis]: Checked inductivity of 72 backedges. 0 proven. 72 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:34,620 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:34,621 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 14 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 14 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:34,630 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:34,630 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-09-10 10:13:34,661 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:34,664 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:34,709 INFO L134 CoverageAnalysis]: Checked inductivity of 72 backedges. 0 proven. 72 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:34,709 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:35,305 INFO L134 CoverageAnalysis]: Checked inductivity of 72 backedges. 0 proven. 72 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:35,325 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:35,326 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 15 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 15 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:35,341 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:35,341 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-09-10 10:13:35,390 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:35,395 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:35,410 INFO L134 CoverageAnalysis]: Checked inductivity of 72 backedges. 0 proven. 72 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:35,411 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:35,439 INFO L134 CoverageAnalysis]: Checked inductivity of 72 backedges. 0 proven. 72 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:35,442 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:35,442 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [11, 11, 11, 11, 11] total 20 [2018-09-10 10:13:35,442 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:35,443 INFO L459 AbstractCegarLoop]: Interpolant automaton has 11 states [2018-09-10 10:13:35,443 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants. [2018-09-10 10:13:35,443 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=118, Invalid=262, Unknown=0, NotChecked=0, Total=380 [2018-09-10 10:13:35,443 INFO L87 Difference]: Start difference. First operand 34 states and 35 transitions. Second operand 11 states. [2018-09-10 10:13:35,803 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:35,804 INFO L93 Difference]: Finished difference Result 83 states and 94 transitions. [2018-09-10 10:13:35,806 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 11 states. [2018-09-10 10:13:35,807 INFO L78 Accepts]: Start accepts. Automaton has 11 states. Word has length 30 [2018-09-10 10:13:35,807 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:35,808 INFO L225 Difference]: With dead ends: 83 [2018-09-10 10:13:35,808 INFO L226 Difference]: Without dead ends: 72 [2018-09-10 10:13:35,809 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 129 GetRequests, 109 SyntacticMatches, 2 SemanticMatches, 18 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 9 ImplicationChecksByTransitivity, 0.7s TimeCoverageRelationStatistics Valid=118, Invalid=262, Unknown=0, NotChecked=0, Total=380 [2018-09-10 10:13:35,809 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 72 states. [2018-09-10 10:13:35,815 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 72 to 36. [2018-09-10 10:13:35,815 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 36 states. [2018-09-10 10:13:35,816 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 36 states to 36 states and 37 transitions. [2018-09-10 10:13:35,816 INFO L78 Accepts]: Start accepts. Automaton has 36 states and 37 transitions. Word has length 30 [2018-09-10 10:13:35,816 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:35,817 INFO L480 AbstractCegarLoop]: Abstraction has 36 states and 37 transitions. [2018-09-10 10:13:35,817 INFO L481 AbstractCegarLoop]: Interpolant automaton has 11 states. [2018-09-10 10:13:35,817 INFO L276 IsEmpty]: Start isEmpty. Operand 36 states and 37 transitions. [2018-09-10 10:13:35,818 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 33 [2018-09-10 10:13:35,818 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:35,818 INFO L376 BasicCegarLoop]: trace histogram [10, 9, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:35,818 INFO L423 AbstractCegarLoop]: === Iteration 10 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:35,819 INFO L82 PathProgramCache]: Analyzing trace with hash 505080862, now seen corresponding path program 8 times [2018-09-10 10:13:35,819 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:35,820 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:35,820 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:13:35,820 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:35,820 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:35,851 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:36,127 INFO L134 CoverageAnalysis]: Checked inductivity of 90 backedges. 0 proven. 90 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:36,127 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:36,128 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 16 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 16 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:36,136 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-09-10 10:13:36,136 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:13:36,175 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-09-10 10:13:36,176 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:36,178 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:36,254 INFO L134 CoverageAnalysis]: Checked inductivity of 90 backedges. 0 proven. 90 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:36,255 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:36,726 INFO L134 CoverageAnalysis]: Checked inductivity of 90 backedges. 0 proven. 90 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:36,750 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:36,750 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 17 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 17 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:36,767 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-09-10 10:13:36,768 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:13:36,829 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-09-10 10:13:36,830 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:36,833 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:36,850 INFO L134 CoverageAnalysis]: Checked inductivity of 90 backedges. 0 proven. 90 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:36,850 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:36,919 INFO L134 CoverageAnalysis]: Checked inductivity of 90 backedges. 0 proven. 90 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:36,921 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:36,922 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [12, 12, 12, 12, 12] total 22 [2018-09-10 10:13:36,922 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:36,922 INFO L459 AbstractCegarLoop]: Interpolant automaton has 12 states [2018-09-10 10:13:36,922 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants. [2018-09-10 10:13:36,923 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=141, Invalid=321, Unknown=0, NotChecked=0, Total=462 [2018-09-10 10:13:36,923 INFO L87 Difference]: Start difference. First operand 36 states and 37 transitions. Second operand 12 states. [2018-09-10 10:13:39,546 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:39,546 INFO L93 Difference]: Finished difference Result 89 states and 101 transitions. [2018-09-10 10:13:39,547 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. [2018-09-10 10:13:39,547 INFO L78 Accepts]: Start accepts. Automaton has 12 states. Word has length 32 [2018-09-10 10:13:39,547 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:39,549 INFO L225 Difference]: With dead ends: 89 [2018-09-10 10:13:39,549 INFO L226 Difference]: Without dead ends: 78 [2018-09-10 10:13:39,550 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 138 GetRequests, 116 SyntacticMatches, 2 SemanticMatches, 20 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 10 ImplicationChecksByTransitivity, 0.7s TimeCoverageRelationStatistics Valid=141, Invalid=321, Unknown=0, NotChecked=0, Total=462 [2018-09-10 10:13:39,550 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 78 states. [2018-09-10 10:13:39,556 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 78 to 38. [2018-09-10 10:13:39,556 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 38 states. [2018-09-10 10:13:39,556 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 38 states to 38 states and 39 transitions. [2018-09-10 10:13:39,557 INFO L78 Accepts]: Start accepts. Automaton has 38 states and 39 transitions. Word has length 32 [2018-09-10 10:13:39,557 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:39,557 INFO L480 AbstractCegarLoop]: Abstraction has 38 states and 39 transitions. [2018-09-10 10:13:39,557 INFO L481 AbstractCegarLoop]: Interpolant automaton has 12 states. [2018-09-10 10:13:39,557 INFO L276 IsEmpty]: Start isEmpty. Operand 38 states and 39 transitions. [2018-09-10 10:13:39,558 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 35 [2018-09-10 10:13:39,558 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:39,558 INFO L376 BasicCegarLoop]: trace histogram [11, 10, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:39,558 INFO L423 AbstractCegarLoop]: === Iteration 11 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:39,559 INFO L82 PathProgramCache]: Analyzing trace with hash 456060088, now seen corresponding path program 9 times [2018-09-10 10:13:39,559 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:39,560 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:39,560 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:39,560 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:39,560 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:39,571 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:40,008 INFO L134 CoverageAnalysis]: Checked inductivity of 110 backedges. 0 proven. 110 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:40,008 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:40,008 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 18 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 18 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:40,017 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-09-10 10:13:40,018 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-09-10 10:13:40,149 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 11 check-sat command(s) [2018-09-10 10:13:40,149 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:40,151 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:40,170 INFO L134 CoverageAnalysis]: Checked inductivity of 110 backedges. 0 proven. 110 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:40,170 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:40,657 INFO L134 CoverageAnalysis]: Checked inductivity of 110 backedges. 0 proven. 110 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:40,678 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:40,678 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 19 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 19 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:40,696 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-09-10 10:13:40,696 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-09-10 10:13:53,972 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 11 check-sat command(s) [2018-09-10 10:13:53,972 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:53,977 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:53,988 INFO L134 CoverageAnalysis]: Checked inductivity of 110 backedges. 0 proven. 110 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:53,989 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:54,001 INFO L134 CoverageAnalysis]: Checked inductivity of 110 backedges. 0 proven. 110 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:54,004 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:54,004 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13, 13, 13, 13] total 24 [2018-09-10 10:13:54,004 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:54,004 INFO L459 AbstractCegarLoop]: Interpolant automaton has 13 states [2018-09-10 10:13:54,005 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants. [2018-09-10 10:13:54,006 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=166, Invalid=386, Unknown=0, NotChecked=0, Total=552 [2018-09-10 10:13:54,006 INFO L87 Difference]: Start difference. First operand 38 states and 39 transitions. Second operand 13 states. [2018-09-10 10:13:54,522 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:54,522 INFO L93 Difference]: Finished difference Result 95 states and 108 transitions. [2018-09-10 10:13:54,522 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. [2018-09-10 10:13:54,523 INFO L78 Accepts]: Start accepts. Automaton has 13 states. Word has length 34 [2018-09-10 10:13:54,523 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:54,524 INFO L225 Difference]: With dead ends: 95 [2018-09-10 10:13:54,524 INFO L226 Difference]: Without dead ends: 84 [2018-09-10 10:13:54,525 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 147 GetRequests, 123 SyntacticMatches, 2 SemanticMatches, 22 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 11 ImplicationChecksByTransitivity, 0.8s TimeCoverageRelationStatistics Valid=166, Invalid=386, Unknown=0, NotChecked=0, Total=552 [2018-09-10 10:13:54,525 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 84 states. [2018-09-10 10:13:54,532 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 84 to 40. [2018-09-10 10:13:54,532 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 40 states. [2018-09-10 10:13:54,533 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 40 states to 40 states and 41 transitions. [2018-09-10 10:13:54,533 INFO L78 Accepts]: Start accepts. Automaton has 40 states and 41 transitions. Word has length 34 [2018-09-10 10:13:54,533 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:54,534 INFO L480 AbstractCegarLoop]: Abstraction has 40 states and 41 transitions. [2018-09-10 10:13:54,534 INFO L481 AbstractCegarLoop]: Interpolant automaton has 13 states. [2018-09-10 10:13:54,534 INFO L276 IsEmpty]: Start isEmpty. Operand 40 states and 41 transitions. [2018-09-10 10:13:54,535 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 37 [2018-09-10 10:13:54,535 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:54,535 INFO L376 BasicCegarLoop]: trace histogram [12, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:54,535 INFO L423 AbstractCegarLoop]: === Iteration 12 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:54,535 INFO L82 PathProgramCache]: Analyzing trace with hash 591736530, now seen corresponding path program 10 times [2018-09-10 10:13:54,536 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:54,536 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:54,536 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:54,537 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:54,537 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:54,548 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:55,008 INFO L134 CoverageAnalysis]: Checked inductivity of 132 backedges. 0 proven. 132 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:55,008 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:55,008 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 20 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 20 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:55,017 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-09-10 10:13:55,017 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-09-10 10:13:55,033 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-09-10 10:13:55,033 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:55,035 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:55,110 INFO L134 CoverageAnalysis]: Checked inductivity of 132 backedges. 0 proven. 132 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:55,110 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:55,532 INFO L134 CoverageAnalysis]: Checked inductivity of 132 backedges. 0 proven. 132 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:55,553 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:55,553 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 21 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 21 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:55,568 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-09-10 10:13:55,568 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-09-10 10:13:55,672 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-09-10 10:13:55,673 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:55,677 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:55,706 INFO L134 CoverageAnalysis]: Checked inductivity of 132 backedges. 0 proven. 132 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:55,707 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:55,765 INFO L134 CoverageAnalysis]: Checked inductivity of 132 backedges. 0 proven. 132 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:55,767 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:55,768 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [14, 14, 14, 14, 14] total 26 [2018-09-10 10:13:55,768 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:55,768 INFO L459 AbstractCegarLoop]: Interpolant automaton has 14 states [2018-09-10 10:13:55,768 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants. [2018-09-10 10:13:55,769 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=193, Invalid=457, Unknown=0, NotChecked=0, Total=650 [2018-09-10 10:13:55,769 INFO L87 Difference]: Start difference. First operand 40 states and 41 transitions. Second operand 14 states. [2018-09-10 10:13:56,448 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:56,448 INFO L93 Difference]: Finished difference Result 101 states and 115 transitions. [2018-09-10 10:13:56,449 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 14 states. [2018-09-10 10:13:56,450 INFO L78 Accepts]: Start accepts. Automaton has 14 states. Word has length 36 [2018-09-10 10:13:56,450 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:56,451 INFO L225 Difference]: With dead ends: 101 [2018-09-10 10:13:56,451 INFO L226 Difference]: Without dead ends: 90 [2018-09-10 10:13:56,452 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 156 GetRequests, 130 SyntacticMatches, 2 SemanticMatches, 24 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 12 ImplicationChecksByTransitivity, 0.9s TimeCoverageRelationStatistics Valid=193, Invalid=457, Unknown=0, NotChecked=0, Total=650 [2018-09-10 10:13:56,452 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 90 states. [2018-09-10 10:13:56,458 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 90 to 42. [2018-09-10 10:13:56,458 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 42 states. [2018-09-10 10:13:56,458 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 42 states to 42 states and 43 transitions. [2018-09-10 10:13:56,459 INFO L78 Accepts]: Start accepts. Automaton has 42 states and 43 transitions. Word has length 36 [2018-09-10 10:13:56,459 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:56,459 INFO L480 AbstractCegarLoop]: Abstraction has 42 states and 43 transitions. [2018-09-10 10:13:56,459 INFO L481 AbstractCegarLoop]: Interpolant automaton has 14 states. [2018-09-10 10:13:56,459 INFO L276 IsEmpty]: Start isEmpty. Operand 42 states and 43 transitions. [2018-09-10 10:13:56,460 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 39 [2018-09-10 10:13:56,460 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:56,460 INFO L376 BasicCegarLoop]: trace histogram [13, 12, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:56,461 INFO L423 AbstractCegarLoop]: === Iteration 13 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:56,461 INFO L82 PathProgramCache]: Analyzing trace with hash 2127778412, now seen corresponding path program 11 times [2018-09-10 10:13:56,461 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:56,462 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:56,462 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:56,462 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:56,462 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:56,473 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:13:56,897 INFO L134 CoverageAnalysis]: Checked inductivity of 156 backedges. 0 proven. 156 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:56,898 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:56,898 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 22 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 22 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:13:56,905 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-09-10 10:13:56,905 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:13:57,000 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 13 check-sat command(s) [2018-09-10 10:13:57,001 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:57,003 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:57,013 INFO L134 CoverageAnalysis]: Checked inductivity of 156 backedges. 0 proven. 156 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:57,014 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:57,547 INFO L134 CoverageAnalysis]: Checked inductivity of 156 backedges. 0 proven. 156 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:57,567 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:13:57,567 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 23 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 23 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:13:57,583 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-09-10 10:13:57,583 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:13:58,662 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 13 check-sat command(s) [2018-09-10 10:13:58,663 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:13:58,674 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:13:58,690 INFO L134 CoverageAnalysis]: Checked inductivity of 156 backedges. 0 proven. 156 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:58,690 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:13:58,703 INFO L134 CoverageAnalysis]: Checked inductivity of 156 backedges. 0 proven. 156 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:13:58,705 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:13:58,705 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [15, 15, 15, 15, 15] total 28 [2018-09-10 10:13:58,705 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:13:58,705 INFO L459 AbstractCegarLoop]: Interpolant automaton has 15 states [2018-09-10 10:13:58,706 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants. [2018-09-10 10:13:58,706 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=222, Invalid=534, Unknown=0, NotChecked=0, Total=756 [2018-09-10 10:13:58,706 INFO L87 Difference]: Start difference. First operand 42 states and 43 transitions. Second operand 15 states. [2018-09-10 10:13:59,644 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:13:59,644 INFO L93 Difference]: Finished difference Result 107 states and 122 transitions. [2018-09-10 10:13:59,645 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. [2018-09-10 10:13:59,645 INFO L78 Accepts]: Start accepts. Automaton has 15 states. Word has length 38 [2018-09-10 10:13:59,645 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:13:59,647 INFO L225 Difference]: With dead ends: 107 [2018-09-10 10:13:59,647 INFO L226 Difference]: Without dead ends: 96 [2018-09-10 10:13:59,648 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 165 GetRequests, 137 SyntacticMatches, 2 SemanticMatches, 26 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 13 ImplicationChecksByTransitivity, 0.8s TimeCoverageRelationStatistics Valid=222, Invalid=534, Unknown=0, NotChecked=0, Total=756 [2018-09-10 10:13:59,648 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 96 states. [2018-09-10 10:13:59,654 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 96 to 44. [2018-09-10 10:13:59,654 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 44 states. [2018-09-10 10:13:59,654 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 44 states to 44 states and 45 transitions. [2018-09-10 10:13:59,655 INFO L78 Accepts]: Start accepts. Automaton has 44 states and 45 transitions. Word has length 38 [2018-09-10 10:13:59,655 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:13:59,655 INFO L480 AbstractCegarLoop]: Abstraction has 44 states and 45 transitions. [2018-09-10 10:13:59,655 INFO L481 AbstractCegarLoop]: Interpolant automaton has 15 states. [2018-09-10 10:13:59,655 INFO L276 IsEmpty]: Start isEmpty. Operand 44 states and 45 transitions. [2018-09-10 10:13:59,656 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 41 [2018-09-10 10:13:59,656 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:13:59,656 INFO L376 BasicCegarLoop]: trace histogram [14, 13, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:13:59,656 INFO L423 AbstractCegarLoop]: === Iteration 14 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:13:59,657 INFO L82 PathProgramCache]: Analyzing trace with hash 795277190, now seen corresponding path program 12 times [2018-09-10 10:13:59,657 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:13:59,657 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:59,657 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:13:59,658 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:13:59,658 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:13:59,668 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:14:00,006 INFO L134 CoverageAnalysis]: Checked inductivity of 182 backedges. 0 proven. 182 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:00,006 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:14:00,006 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 24 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 24 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:14:00,013 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-09-10 10:14:00,013 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-09-10 10:14:00,448 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 14 check-sat command(s) [2018-09-10 10:14:00,449 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:14:00,451 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:14:00,467 INFO L134 CoverageAnalysis]: Checked inductivity of 182 backedges. 0 proven. 182 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:00,468 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:14:01,098 INFO L134 CoverageAnalysis]: Checked inductivity of 182 backedges. 0 proven. 182 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:01,118 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:14:01,118 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 25 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 25 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:14:01,136 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-09-10 10:14:01,136 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-09-10 10:14:15,993 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 14 check-sat command(s) [2018-09-10 10:14:15,993 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:14:16,010 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:14:16,032 INFO L134 CoverageAnalysis]: Checked inductivity of 182 backedges. 0 proven. 182 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:16,032 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:14:16,058 INFO L134 CoverageAnalysis]: Checked inductivity of 182 backedges. 0 proven. 182 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:16,061 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:14:16,061 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [16, 16, 16, 16, 16] total 30 [2018-09-10 10:14:16,061 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:14:16,062 INFO L459 AbstractCegarLoop]: Interpolant automaton has 16 states [2018-09-10 10:14:16,063 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants. [2018-09-10 10:14:16,064 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=253, Invalid=617, Unknown=0, NotChecked=0, Total=870 [2018-09-10 10:14:16,064 INFO L87 Difference]: Start difference. First operand 44 states and 45 transitions. Second operand 16 states. [2018-09-10 10:14:16,760 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:14:16,760 INFO L93 Difference]: Finished difference Result 113 states and 129 transitions. [2018-09-10 10:14:16,764 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 16 states. [2018-09-10 10:14:16,764 INFO L78 Accepts]: Start accepts. Automaton has 16 states. Word has length 40 [2018-09-10 10:14:16,764 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:14:16,766 INFO L225 Difference]: With dead ends: 113 [2018-09-10 10:14:16,766 INFO L226 Difference]: Without dead ends: 102 [2018-09-10 10:14:16,767 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 174 GetRequests, 144 SyntacticMatches, 2 SemanticMatches, 28 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 14 ImplicationChecksByTransitivity, 0.9s TimeCoverageRelationStatistics Valid=253, Invalid=617, Unknown=0, NotChecked=0, Total=870 [2018-09-10 10:14:16,767 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 102 states. [2018-09-10 10:14:16,777 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 102 to 46. [2018-09-10 10:14:16,778 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 46 states. [2018-09-10 10:14:16,778 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 46 states to 46 states and 47 transitions. [2018-09-10 10:14:16,778 INFO L78 Accepts]: Start accepts. Automaton has 46 states and 47 transitions. Word has length 40 [2018-09-10 10:14:16,779 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:14:16,779 INFO L480 AbstractCegarLoop]: Abstraction has 46 states and 47 transitions. [2018-09-10 10:14:16,779 INFO L481 AbstractCegarLoop]: Interpolant automaton has 16 states. [2018-09-10 10:14:16,779 INFO L276 IsEmpty]: Start isEmpty. Operand 46 states and 47 transitions. [2018-09-10 10:14:16,780 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 43 [2018-09-10 10:14:16,780 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:14:16,780 INFO L376 BasicCegarLoop]: trace histogram [15, 14, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:14:16,781 INFO L423 AbstractCegarLoop]: === Iteration 15 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:14:16,781 INFO L82 PathProgramCache]: Analyzing trace with hash 161857056, now seen corresponding path program 13 times [2018-09-10 10:14:16,781 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:14:16,782 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:14:16,782 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:14:16,782 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:14:16,782 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:14:16,793 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:14:17,130 INFO L134 CoverageAnalysis]: Checked inductivity of 210 backedges. 0 proven. 210 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:17,130 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:14:17,130 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 26 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 26 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:14:17,137 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:14:17,138 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-09-10 10:14:17,156 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:14:17,157 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:14:17,169 INFO L134 CoverageAnalysis]: Checked inductivity of 210 backedges. 0 proven. 210 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:17,169 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:14:17,874 INFO L134 CoverageAnalysis]: Checked inductivity of 210 backedges. 0 proven. 210 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:17,895 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:14:17,895 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 27 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 27 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:14:17,910 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:14:17,910 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-09-10 10:14:18,010 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:14:18,015 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:14:18,047 INFO L134 CoverageAnalysis]: Checked inductivity of 210 backedges. 0 proven. 210 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:18,047 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:14:18,076 INFO L134 CoverageAnalysis]: Checked inductivity of 210 backedges. 0 proven. 210 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:18,077 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:14:18,078 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [17, 17, 17, 17, 17] total 32 [2018-09-10 10:14:18,078 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:14:18,078 INFO L459 AbstractCegarLoop]: Interpolant automaton has 17 states [2018-09-10 10:14:18,078 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 17 interpolants. [2018-09-10 10:14:18,079 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=286, Invalid=706, Unknown=0, NotChecked=0, Total=992 [2018-09-10 10:14:18,079 INFO L87 Difference]: Start difference. First operand 46 states and 47 transitions. Second operand 17 states. [2018-09-10 10:14:18,912 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:14:18,912 INFO L93 Difference]: Finished difference Result 119 states and 136 transitions. [2018-09-10 10:14:18,913 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 17 states. [2018-09-10 10:14:18,913 INFO L78 Accepts]: Start accepts. Automaton has 17 states. Word has length 42 [2018-09-10 10:14:18,913 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:14:18,914 INFO L225 Difference]: With dead ends: 119 [2018-09-10 10:14:18,915 INFO L226 Difference]: Without dead ends: 108 [2018-09-10 10:14:18,916 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 183 GetRequests, 151 SyntacticMatches, 2 SemanticMatches, 30 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 15 ImplicationChecksByTransitivity, 1.0s TimeCoverageRelationStatistics Valid=286, Invalid=706, Unknown=0, NotChecked=0, Total=992 [2018-09-10 10:14:18,916 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 108 states. [2018-09-10 10:14:18,921 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 108 to 48. [2018-09-10 10:14:18,922 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 48 states. [2018-09-10 10:14:18,922 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 48 states to 48 states and 49 transitions. [2018-09-10 10:14:18,922 INFO L78 Accepts]: Start accepts. Automaton has 48 states and 49 transitions. Word has length 42 [2018-09-10 10:14:18,923 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:14:18,923 INFO L480 AbstractCegarLoop]: Abstraction has 48 states and 49 transitions. [2018-09-10 10:14:18,923 INFO L481 AbstractCegarLoop]: Interpolant automaton has 17 states. [2018-09-10 10:14:18,923 INFO L276 IsEmpty]: Start isEmpty. Operand 48 states and 49 transitions. [2018-09-10 10:14:18,924 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 45 [2018-09-10 10:14:18,924 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:14:18,924 INFO L376 BasicCegarLoop]: trace histogram [16, 15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:14:18,924 INFO L423 AbstractCegarLoop]: === Iteration 16 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:14:18,925 INFO L82 PathProgramCache]: Analyzing trace with hash 1330464314, now seen corresponding path program 14 times [2018-09-10 10:14:18,925 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:14:18,925 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:14:18,926 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:14:18,926 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:14:18,926 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:14:18,935 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:14:19,310 INFO L134 CoverageAnalysis]: Checked inductivity of 240 backedges. 0 proven. 240 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:19,310 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:14:19,310 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 28 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 28 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:14:19,320 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-09-10 10:14:19,320 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:14:19,341 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-09-10 10:14:19,341 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:14:19,342 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:14:19,371 INFO L134 CoverageAnalysis]: Checked inductivity of 240 backedges. 0 proven. 240 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:19,372 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:14:20,247 INFO L134 CoverageAnalysis]: Checked inductivity of 240 backedges. 0 proven. 240 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:20,266 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:14:20,267 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 29 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 29 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:14:20,281 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-09-10 10:14:20,282 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:14:20,373 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-09-10 10:14:20,373 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:14:20,378 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:14:20,402 INFO L134 CoverageAnalysis]: Checked inductivity of 240 backedges. 0 proven. 240 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:20,403 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:14:20,464 INFO L134 CoverageAnalysis]: Checked inductivity of 240 backedges. 0 proven. 240 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:20,466 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:14:20,466 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [18, 18, 18, 18, 18] total 34 [2018-09-10 10:14:20,467 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:14:20,467 INFO L459 AbstractCegarLoop]: Interpolant automaton has 18 states [2018-09-10 10:14:20,467 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 18 interpolants. [2018-09-10 10:14:20,468 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=321, Invalid=801, Unknown=0, NotChecked=0, Total=1122 [2018-09-10 10:14:20,468 INFO L87 Difference]: Start difference. First operand 48 states and 49 transitions. Second operand 18 states. [2018-09-10 10:14:21,305 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:14:21,305 INFO L93 Difference]: Finished difference Result 125 states and 143 transitions. [2018-09-10 10:14:21,305 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 18 states. [2018-09-10 10:14:21,306 INFO L78 Accepts]: Start accepts. Automaton has 18 states. Word has length 44 [2018-09-10 10:14:21,306 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:14:21,307 INFO L225 Difference]: With dead ends: 125 [2018-09-10 10:14:21,307 INFO L226 Difference]: Without dead ends: 114 [2018-09-10 10:14:21,309 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 192 GetRequests, 158 SyntacticMatches, 2 SemanticMatches, 32 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 16 ImplicationChecksByTransitivity, 1.2s TimeCoverageRelationStatistics Valid=321, Invalid=801, Unknown=0, NotChecked=0, Total=1122 [2018-09-10 10:14:21,309 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 114 states. [2018-09-10 10:14:21,313 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 114 to 50. [2018-09-10 10:14:21,314 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 50 states. [2018-09-10 10:14:21,314 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 50 states to 50 states and 51 transitions. [2018-09-10 10:14:21,314 INFO L78 Accepts]: Start accepts. Automaton has 50 states and 51 transitions. Word has length 44 [2018-09-10 10:14:21,315 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:14:21,315 INFO L480 AbstractCegarLoop]: Abstraction has 50 states and 51 transitions. [2018-09-10 10:14:21,315 INFO L481 AbstractCegarLoop]: Interpolant automaton has 18 states. [2018-09-10 10:14:21,315 INFO L276 IsEmpty]: Start isEmpty. Operand 50 states and 51 transitions. [2018-09-10 10:14:21,316 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-09-10 10:14:21,316 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:14:21,316 INFO L376 BasicCegarLoop]: trace histogram [17, 16, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:14:21,316 INFO L423 AbstractCegarLoop]: === Iteration 17 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:14:21,316 INFO L82 PathProgramCache]: Analyzing trace with hash -919392300, now seen corresponding path program 15 times [2018-09-10 10:14:21,316 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:14:21,317 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:14:21,317 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:14:21,317 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:14:21,317 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:14:21,327 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:14:21,569 INFO L134 CoverageAnalysis]: Checked inductivity of 272 backedges. 0 proven. 272 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:21,569 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:14:21,570 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 30 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 30 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:14:21,578 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-09-10 10:14:21,578 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-09-10 10:14:23,465 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 17 check-sat command(s) [2018-09-10 10:14:23,465 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:14:23,468 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:14:23,486 INFO L134 CoverageAnalysis]: Checked inductivity of 272 backedges. 0 proven. 272 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:23,486 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:14:24,251 INFO L134 CoverageAnalysis]: Checked inductivity of 272 backedges. 0 proven. 272 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:14:24,272 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:14:24,272 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 31 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 31 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:14:24,288 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-09-10 10:14:24,288 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-09-10 10:15:43,367 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 17 check-sat command(s) [2018-09-10 10:15:43,368 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:15:43,386 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:15:43,411 INFO L134 CoverageAnalysis]: Checked inductivity of 272 backedges. 0 proven. 272 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:43,411 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:15:43,425 INFO L134 CoverageAnalysis]: Checked inductivity of 272 backedges. 0 proven. 272 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:43,429 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:15:43,429 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [19, 19, 19, 19, 19] total 36 [2018-09-10 10:15:43,429 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:15:43,429 INFO L459 AbstractCegarLoop]: Interpolant automaton has 19 states [2018-09-10 10:15:43,430 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 19 interpolants. [2018-09-10 10:15:43,430 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=358, Invalid=902, Unknown=0, NotChecked=0, Total=1260 [2018-09-10 10:15:43,431 INFO L87 Difference]: Start difference. First operand 50 states and 51 transitions. Second operand 19 states. [2018-09-10 10:15:44,382 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:15:44,382 INFO L93 Difference]: Finished difference Result 131 states and 150 transitions. [2018-09-10 10:15:44,382 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. [2018-09-10 10:15:44,383 INFO L78 Accepts]: Start accepts. Automaton has 19 states. Word has length 46 [2018-09-10 10:15:44,383 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:15:44,385 INFO L225 Difference]: With dead ends: 131 [2018-09-10 10:15:44,385 INFO L226 Difference]: Without dead ends: 120 [2018-09-10 10:15:44,386 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 201 GetRequests, 165 SyntacticMatches, 2 SemanticMatches, 34 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 17 ImplicationChecksByTransitivity, 0.9s TimeCoverageRelationStatistics Valid=358, Invalid=902, Unknown=0, NotChecked=0, Total=1260 [2018-09-10 10:15:44,386 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 120 states. [2018-09-10 10:15:44,390 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 120 to 52. [2018-09-10 10:15:44,390 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 52 states. [2018-09-10 10:15:44,391 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 52 states to 52 states and 53 transitions. [2018-09-10 10:15:44,391 INFO L78 Accepts]: Start accepts. Automaton has 52 states and 53 transitions. Word has length 46 [2018-09-10 10:15:44,391 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:15:44,391 INFO L480 AbstractCegarLoop]: Abstraction has 52 states and 53 transitions. [2018-09-10 10:15:44,392 INFO L481 AbstractCegarLoop]: Interpolant automaton has 19 states. [2018-09-10 10:15:44,392 INFO L276 IsEmpty]: Start isEmpty. Operand 52 states and 53 transitions. [2018-09-10 10:15:44,392 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 49 [2018-09-10 10:15:44,392 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:15:44,393 INFO L376 BasicCegarLoop]: trace histogram [18, 17, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:15:44,393 INFO L423 AbstractCegarLoop]: === Iteration 18 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:15:44,393 INFO L82 PathProgramCache]: Analyzing trace with hash 1631918830, now seen corresponding path program 16 times [2018-09-10 10:15:44,393 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:15:44,394 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:15:44,394 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:15:44,394 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:15:44,394 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:15:44,404 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:15:45,150 INFO L134 CoverageAnalysis]: Checked inductivity of 306 backedges. 0 proven. 306 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:45,150 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:15:45,150 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 32 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 32 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:15:45,159 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-09-10 10:15:45,159 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-09-10 10:15:45,185 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-09-10 10:15:45,185 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:15:45,187 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:15:45,203 INFO L134 CoverageAnalysis]: Checked inductivity of 306 backedges. 0 proven. 306 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:45,203 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:15:46,188 INFO L134 CoverageAnalysis]: Checked inductivity of 306 backedges. 0 proven. 306 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:46,208 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:15:46,208 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 33 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 33 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:15:46,223 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-09-10 10:15:46,223 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-09-10 10:15:46,356 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-09-10 10:15:46,357 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:15:46,361 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:15:46,392 INFO L134 CoverageAnalysis]: Checked inductivity of 306 backedges. 0 proven. 306 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:46,392 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:15:46,422 INFO L134 CoverageAnalysis]: Checked inductivity of 306 backedges. 0 proven. 306 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:46,423 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:15:46,424 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [20, 20, 20, 20, 20] total 38 [2018-09-10 10:15:46,424 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:15:46,424 INFO L459 AbstractCegarLoop]: Interpolant automaton has 20 states [2018-09-10 10:15:46,425 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 20 interpolants. [2018-09-10 10:15:46,425 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=397, Invalid=1009, Unknown=0, NotChecked=0, Total=1406 [2018-09-10 10:15:46,426 INFO L87 Difference]: Start difference. First operand 52 states and 53 transitions. Second operand 20 states. [2018-09-10 10:15:47,664 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:15:47,664 INFO L93 Difference]: Finished difference Result 137 states and 157 transitions. [2018-09-10 10:15:47,664 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 20 states. [2018-09-10 10:15:47,665 INFO L78 Accepts]: Start accepts. Automaton has 20 states. Word has length 48 [2018-09-10 10:15:47,665 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:15:47,666 INFO L225 Difference]: With dead ends: 137 [2018-09-10 10:15:47,666 INFO L226 Difference]: Without dead ends: 126 [2018-09-10 10:15:47,667 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 210 GetRequests, 172 SyntacticMatches, 2 SemanticMatches, 36 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 18 ImplicationChecksByTransitivity, 1.6s TimeCoverageRelationStatistics Valid=397, Invalid=1009, Unknown=0, NotChecked=0, Total=1406 [2018-09-10 10:15:47,667 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 126 states. [2018-09-10 10:15:47,672 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 126 to 54. [2018-09-10 10:15:47,672 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 54 states. [2018-09-10 10:15:47,673 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 54 states to 54 states and 55 transitions. [2018-09-10 10:15:47,673 INFO L78 Accepts]: Start accepts. Automaton has 54 states and 55 transitions. Word has length 48 [2018-09-10 10:15:47,673 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:15:47,674 INFO L480 AbstractCegarLoop]: Abstraction has 54 states and 55 transitions. [2018-09-10 10:15:47,674 INFO L481 AbstractCegarLoop]: Interpolant automaton has 20 states. [2018-09-10 10:15:47,674 INFO L276 IsEmpty]: Start isEmpty. Operand 54 states and 55 transitions. [2018-09-10 10:15:47,674 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 51 [2018-09-10 10:15:47,674 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:15:47,675 INFO L376 BasicCegarLoop]: trace histogram [19, 18, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:15:47,675 INFO L423 AbstractCegarLoop]: === Iteration 19 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:15:47,675 INFO L82 PathProgramCache]: Analyzing trace with hash 1015588744, now seen corresponding path program 17 times [2018-09-10 10:15:47,675 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:15:47,676 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:15:47,676 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:15:47,676 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:15:47,676 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:15:47,687 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:15:48,044 INFO L134 CoverageAnalysis]: Checked inductivity of 342 backedges. 0 proven. 342 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:48,045 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:15:48,045 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 34 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 34 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:15:48,060 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-09-10 10:15:48,061 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:15:53,875 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 19 check-sat command(s) [2018-09-10 10:15:53,875 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:15:53,881 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:15:53,918 INFO L134 CoverageAnalysis]: Checked inductivity of 342 backedges. 0 proven. 342 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:53,918 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:15:55,141 INFO L134 CoverageAnalysis]: Checked inductivity of 342 backedges. 0 proven. 342 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:15:55,162 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:15:55,162 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 35 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 35 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:15:55,177 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-09-10 10:15:55,177 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:16:01,769 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 19 check-sat command(s) [2018-09-10 10:16:01,770 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:16:01,776 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:16:01,817 INFO L134 CoverageAnalysis]: Checked inductivity of 342 backedges. 0 proven. 342 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:16:01,818 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:16:01,831 INFO L134 CoverageAnalysis]: Checked inductivity of 342 backedges. 0 proven. 342 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:16:01,834 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:16:01,834 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [21, 21, 21, 21, 21] total 40 [2018-09-10 10:16:01,834 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:16:01,835 INFO L459 AbstractCegarLoop]: Interpolant automaton has 21 states [2018-09-10 10:16:01,835 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 21 interpolants. [2018-09-10 10:16:01,837 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=438, Invalid=1122, Unknown=0, NotChecked=0, Total=1560 [2018-09-10 10:16:01,837 INFO L87 Difference]: Start difference. First operand 54 states and 55 transitions. Second operand 21 states. [2018-09-10 10:16:03,045 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:16:03,046 INFO L93 Difference]: Finished difference Result 143 states and 164 transitions. [2018-09-10 10:16:03,046 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 21 states. [2018-09-10 10:16:03,046 INFO L78 Accepts]: Start accepts. Automaton has 21 states. Word has length 50 [2018-09-10 10:16:03,047 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:16:03,048 INFO L225 Difference]: With dead ends: 143 [2018-09-10 10:16:03,049 INFO L226 Difference]: Without dead ends: 132 [2018-09-10 10:16:03,050 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 219 GetRequests, 179 SyntacticMatches, 2 SemanticMatches, 38 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 19 ImplicationChecksByTransitivity, 1.5s TimeCoverageRelationStatistics Valid=438, Invalid=1122, Unknown=0, NotChecked=0, Total=1560 [2018-09-10 10:16:03,050 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 132 states. [2018-09-10 10:16:03,055 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 132 to 56. [2018-09-10 10:16:03,055 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 56 states. [2018-09-10 10:16:03,055 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 56 states to 56 states and 57 transitions. [2018-09-10 10:16:03,056 INFO L78 Accepts]: Start accepts. Automaton has 56 states and 57 transitions. Word has length 50 [2018-09-10 10:16:03,056 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:16:03,056 INFO L480 AbstractCegarLoop]: Abstraction has 56 states and 57 transitions. [2018-09-10 10:16:03,056 INFO L481 AbstractCegarLoop]: Interpolant automaton has 21 states. [2018-09-10 10:16:03,056 INFO L276 IsEmpty]: Start isEmpty. Operand 56 states and 57 transitions. [2018-09-10 10:16:03,057 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 53 [2018-09-10 10:16:03,057 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:16:03,057 INFO L376 BasicCegarLoop]: trace histogram [20, 19, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:16:03,057 INFO L423 AbstractCegarLoop]: === Iteration 20 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:16:03,058 INFO L82 PathProgramCache]: Analyzing trace with hash 1427862946, now seen corresponding path program 18 times [2018-09-10 10:16:03,058 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:16:03,058 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:16:03,058 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:16:03,058 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:16:03,059 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:16:03,068 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:16:04,335 INFO L134 CoverageAnalysis]: Checked inductivity of 380 backedges. 0 proven. 380 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:16:04,335 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:16:04,335 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 36 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 36 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:16:04,342 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-09-10 10:16:04,342 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-09-10 10:16:07,845 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 20 check-sat command(s) [2018-09-10 10:16:07,845 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:16:07,849 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:16:07,874 INFO L134 CoverageAnalysis]: Checked inductivity of 380 backedges. 0 proven. 380 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:16:07,874 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:16:09,364 INFO L134 CoverageAnalysis]: Checked inductivity of 380 backedges. 0 proven. 380 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:16:09,385 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:16:09,385 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 37 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 37 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:16:09,400 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-09-10 10:16:09,400 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-09-10 10:17:26,814 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 20 check-sat command(s) [2018-09-10 10:17:26,814 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:17:26,821 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:17:26,836 INFO L134 CoverageAnalysis]: Checked inductivity of 380 backedges. 0 proven. 380 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:26,836 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:17:26,846 INFO L134 CoverageAnalysis]: Checked inductivity of 380 backedges. 0 proven. 380 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:26,849 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:17:26,849 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [22, 22, 22, 22, 22] total 42 [2018-09-10 10:17:26,849 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:17:26,850 INFO L459 AbstractCegarLoop]: Interpolant automaton has 22 states [2018-09-10 10:17:26,850 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 22 interpolants. [2018-09-10 10:17:26,851 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=481, Invalid=1241, Unknown=0, NotChecked=0, Total=1722 [2018-09-10 10:17:26,852 INFO L87 Difference]: Start difference. First operand 56 states and 57 transitions. Second operand 22 states. [2018-09-10 10:17:28,152 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:17:28,153 INFO L93 Difference]: Finished difference Result 149 states and 171 transitions. [2018-09-10 10:17:28,153 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 22 states. [2018-09-10 10:17:28,153 INFO L78 Accepts]: Start accepts. Automaton has 22 states. Word has length 52 [2018-09-10 10:17:28,154 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:17:28,155 INFO L225 Difference]: With dead ends: 149 [2018-09-10 10:17:28,155 INFO L226 Difference]: Without dead ends: 138 [2018-09-10 10:17:28,156 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 228 GetRequests, 186 SyntacticMatches, 2 SemanticMatches, 40 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 20 ImplicationChecksByTransitivity, 2.7s TimeCoverageRelationStatistics Valid=481, Invalid=1241, Unknown=0, NotChecked=0, Total=1722 [2018-09-10 10:17:28,157 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 138 states. [2018-09-10 10:17:28,161 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 138 to 58. [2018-09-10 10:17:28,161 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 58 states. [2018-09-10 10:17:28,161 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 58 states to 58 states and 59 transitions. [2018-09-10 10:17:28,162 INFO L78 Accepts]: Start accepts. Automaton has 58 states and 59 transitions. Word has length 52 [2018-09-10 10:17:28,162 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:17:28,162 INFO L480 AbstractCegarLoop]: Abstraction has 58 states and 59 transitions. [2018-09-10 10:17:28,162 INFO L481 AbstractCegarLoop]: Interpolant automaton has 22 states. [2018-09-10 10:17:28,162 INFO L276 IsEmpty]: Start isEmpty. Operand 58 states and 59 transitions. [2018-09-10 10:17:28,163 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 55 [2018-09-10 10:17:28,163 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:17:28,163 INFO L376 BasicCegarLoop]: trace histogram [21, 20, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:17:28,163 INFO L423 AbstractCegarLoop]: === Iteration 21 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:17:28,163 INFO L82 PathProgramCache]: Analyzing trace with hash -1808587460, now seen corresponding path program 19 times [2018-09-10 10:17:28,164 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:17:28,164 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:17:28,164 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:17:28,164 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:17:28,165 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:17:28,175 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:17:29,672 INFO L134 CoverageAnalysis]: Checked inductivity of 420 backedges. 0 proven. 420 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:29,672 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:17:29,672 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 38 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 38 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:17:29,680 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:17:29,681 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-09-10 10:17:29,709 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:17:29,711 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:17:29,727 INFO L134 CoverageAnalysis]: Checked inductivity of 420 backedges. 0 proven. 420 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:29,727 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:17:30,913 INFO L134 CoverageAnalysis]: Checked inductivity of 420 backedges. 0 proven. 420 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:30,935 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:17:30,935 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 39 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 39 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:17:30,950 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:17:30,951 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-09-10 10:17:31,111 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:17:31,117 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:17:31,141 INFO L134 CoverageAnalysis]: Checked inductivity of 420 backedges. 0 proven. 420 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:31,142 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:17:31,158 INFO L134 CoverageAnalysis]: Checked inductivity of 420 backedges. 0 proven. 420 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:31,160 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:17:31,160 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [23, 23, 23, 23, 23] total 44 [2018-09-10 10:17:31,160 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:17:31,160 INFO L459 AbstractCegarLoop]: Interpolant automaton has 23 states [2018-09-10 10:17:31,161 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 23 interpolants. [2018-09-10 10:17:31,162 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=526, Invalid=1366, Unknown=0, NotChecked=0, Total=1892 [2018-09-10 10:17:31,162 INFO L87 Difference]: Start difference. First operand 58 states and 59 transitions. Second operand 23 states. [2018-09-10 10:17:33,220 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:17:33,220 INFO L93 Difference]: Finished difference Result 155 states and 178 transitions. [2018-09-10 10:17:33,220 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 23 states. [2018-09-10 10:17:33,221 INFO L78 Accepts]: Start accepts. Automaton has 23 states. Word has length 54 [2018-09-10 10:17:33,221 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:17:33,222 INFO L225 Difference]: With dead ends: 155 [2018-09-10 10:17:33,222 INFO L226 Difference]: Without dead ends: 144 [2018-09-10 10:17:33,223 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 237 GetRequests, 193 SyntacticMatches, 2 SemanticMatches, 42 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 21 ImplicationChecksByTransitivity, 2.6s TimeCoverageRelationStatistics Valid=526, Invalid=1366, Unknown=0, NotChecked=0, Total=1892 [2018-09-10 10:17:33,223 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 144 states. [2018-09-10 10:17:33,228 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 144 to 60. [2018-09-10 10:17:33,228 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 60 states. [2018-09-10 10:17:33,228 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 60 states to 60 states and 61 transitions. [2018-09-10 10:17:33,228 INFO L78 Accepts]: Start accepts. Automaton has 60 states and 61 transitions. Word has length 54 [2018-09-10 10:17:33,229 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:17:33,229 INFO L480 AbstractCegarLoop]: Abstraction has 60 states and 61 transitions. [2018-09-10 10:17:33,229 INFO L481 AbstractCegarLoop]: Interpolant automaton has 23 states. [2018-09-10 10:17:33,229 INFO L276 IsEmpty]: Start isEmpty. Operand 60 states and 61 transitions. [2018-09-10 10:17:33,230 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 57 [2018-09-10 10:17:33,230 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:17:33,230 INFO L376 BasicCegarLoop]: trace histogram [22, 21, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:17:33,230 INFO L423 AbstractCegarLoop]: === Iteration 22 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:17:33,230 INFO L82 PathProgramCache]: Analyzing trace with hash 1813861974, now seen corresponding path program 20 times [2018-09-10 10:17:33,230 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:17:33,231 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:17:33,231 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-09-10 10:17:33,231 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:17:33,231 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:17:33,242 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:17:34,114 INFO L134 CoverageAnalysis]: Checked inductivity of 462 backedges. 0 proven. 462 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:34,114 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:17:34,115 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 40 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 40 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:17:34,123 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-09-10 10:17:34,124 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:17:34,154 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-09-10 10:17:34,155 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:17:34,157 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:17:34,185 INFO L134 CoverageAnalysis]: Checked inductivity of 462 backedges. 0 proven. 462 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:34,186 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:17:35,466 INFO L134 CoverageAnalysis]: Checked inductivity of 462 backedges. 0 proven. 462 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:35,486 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:17:35,486 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 41 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 41 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:17:35,501 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-09-10 10:17:35,501 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-09-10 10:17:35,647 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-09-10 10:17:35,647 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:17:35,652 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:17:35,690 INFO L134 CoverageAnalysis]: Checked inductivity of 462 backedges. 0 proven. 462 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:35,690 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:17:35,721 INFO L134 CoverageAnalysis]: Checked inductivity of 462 backedges. 0 proven. 462 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:35,722 INFO L313 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-09-10 10:17:35,722 INFO L328 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [24, 24, 24, 24, 24] total 46 [2018-09-10 10:17:35,722 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-09-10 10:17:35,723 INFO L459 AbstractCegarLoop]: Interpolant automaton has 24 states [2018-09-10 10:17:35,723 INFO L147 InterpolantAutomaton]: Constructing interpolant automaton starting with 24 interpolants. [2018-09-10 10:17:35,724 INFO L148 InterpolantAutomaton]: CoverageRelationStatistics Valid=573, Invalid=1497, Unknown=0, NotChecked=0, Total=2070 [2018-09-10 10:17:35,725 INFO L87 Difference]: Start difference. First operand 60 states and 61 transitions. Second operand 24 states. [2018-09-10 10:17:37,176 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-09-10 10:17:37,177 INFO L93 Difference]: Finished difference Result 161 states and 185 transitions. [2018-09-10 10:17:37,179 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 24 states. [2018-09-10 10:17:37,179 INFO L78 Accepts]: Start accepts. Automaton has 24 states. Word has length 56 [2018-09-10 10:17:37,179 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-09-10 10:17:37,180 INFO L225 Difference]: With dead ends: 161 [2018-09-10 10:17:37,180 INFO L226 Difference]: Without dead ends: 150 [2018-09-10 10:17:37,181 INFO L604 BasicCegarLoop]: 0 DeclaredPredicates, 246 GetRequests, 200 SyntacticMatches, 2 SemanticMatches, 44 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 22 ImplicationChecksByTransitivity, 2.1s TimeCoverageRelationStatistics Valid=573, Invalid=1497, Unknown=0, NotChecked=0, Total=2070 [2018-09-10 10:17:37,181 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 150 states. [2018-09-10 10:17:37,186 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 150 to 62. [2018-09-10 10:17:37,186 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 62 states. [2018-09-10 10:17:37,186 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 62 states to 62 states and 63 transitions. [2018-09-10 10:17:37,186 INFO L78 Accepts]: Start accepts. Automaton has 62 states and 63 transitions. Word has length 56 [2018-09-10 10:17:37,187 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-09-10 10:17:37,187 INFO L480 AbstractCegarLoop]: Abstraction has 62 states and 63 transitions. [2018-09-10 10:17:37,187 INFO L481 AbstractCegarLoop]: Interpolant automaton has 24 states. [2018-09-10 10:17:37,187 INFO L276 IsEmpty]: Start isEmpty. Operand 62 states and 63 transitions. [2018-09-10 10:17:37,187 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 59 [2018-09-10 10:17:37,187 INFO L368 BasicCegarLoop]: Found error trace [2018-09-10 10:17:37,188 INFO L376 BasicCegarLoop]: trace histogram [23, 22, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-09-10 10:17:37,188 INFO L423 AbstractCegarLoop]: === Iteration 23 === [__U_MULTI_f_storage_repos_ultimate_trunk_examples_svcomp_loop_crafted_simple_array_index_value_true_unreach_call__true_termination_i____VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-09-10 10:17:37,188 INFO L82 PathProgramCache]: Analyzing trace with hash -230709008, now seen corresponding path program 21 times [2018-09-10 10:17:37,188 INFO L69 tionRefinementEngine]: Using refinement strategy RubberTaipanRefinementStrategy [2018-09-10 10:17:37,189 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:17:37,189 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-09-10 10:17:37,189 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-09-10 10:17:37,189 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-09-10 10:17:37,199 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-09-10 10:17:37,632 INFO L134 CoverageAnalysis]: Checked inductivity of 506 backedges. 0 proven. 506 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:37,632 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:17:37,632 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 42 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 42 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-09-10 10:17:37,647 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-09-10 10:17:37,647 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-09-10 10:17:52,497 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 23 check-sat command(s) [2018-09-10 10:17:52,497 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-09-10 10:17:52,502 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-09-10 10:17:52,519 INFO L134 CoverageAnalysis]: Checked inductivity of 506 backedges. 0 proven. 506 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:52,520 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-09-10 10:17:54,102 INFO L134 CoverageAnalysis]: Checked inductivity of 506 backedges. 0 proven. 506 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-09-10 10:17:54,124 INFO L301 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-09-10 10:17:54,124 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 43 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 43 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-09-10 10:17:54,139 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-09-10 10:17:54,139 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) Received shutdown request... Cannot interrupt operation gracefully because timeout expired. Forcing shutdown