java -Xmx8000000000 -jar /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/plugins/org.eclipse.equinox.launcher_1.3.100.v20150511-1540.jar -data @noDefault -ultimatedata /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/data -tc ../../../trunk/examples/toolchains/AutomizerCInline.xml -s ../../../trunk/examples/settings/default/taipan/svcomp-Reach-64bit-Taipan_Default.epf -i ../../../trunk/examples/svcomp/loop-acceleration/array_false-unreach-call2_true-termination.i -------------------------------------------------------------------------------- This is Ultimate 0.1.23-8c3fbe1 [2018-10-22 16:00:19,606 INFO L170 SettingsManager]: Resetting all preferences to default values... [2018-10-22 16:00:19,608 INFO L174 SettingsManager]: Resetting UltimateCore preferences to default values [2018-10-22 16:00:19,628 INFO L177 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2018-10-22 16:00:19,629 INFO L174 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2018-10-22 16:00:19,630 INFO L174 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2018-10-22 16:00:19,631 INFO L174 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2018-10-22 16:00:19,633 INFO L174 SettingsManager]: Resetting LassoRanker preferences to default values [2018-10-22 16:00:19,636 INFO L174 SettingsManager]: Resetting Reaching Definitions preferences to default values [2018-10-22 16:00:19,639 INFO L174 SettingsManager]: Resetting SyntaxChecker preferences to default values [2018-10-22 16:00:19,640 INFO L177 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2018-10-22 16:00:19,641 INFO L174 SettingsManager]: Resetting LTL2Aut preferences to default values [2018-10-22 16:00:19,645 INFO L174 SettingsManager]: Resetting PEA to Boogie preferences to default values [2018-10-22 16:00:19,646 INFO L174 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2018-10-22 16:00:19,650 INFO L174 SettingsManager]: Resetting ChcToBoogie preferences to default values [2018-10-22 16:00:19,651 INFO L174 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2018-10-22 16:00:19,656 INFO L174 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2018-10-22 16:00:19,658 INFO L174 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2018-10-22 16:00:19,662 INFO L174 SettingsManager]: Resetting CodeCheck preferences to default values [2018-10-22 16:00:19,667 INFO L174 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2018-10-22 16:00:19,669 INFO L174 SettingsManager]: Resetting RCFGBuilder preferences to default values [2018-10-22 16:00:19,670 INFO L174 SettingsManager]: Resetting TraceAbstraction preferences to default values [2018-10-22 16:00:19,676 INFO L177 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2018-10-22 16:00:19,677 INFO L177 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2018-10-22 16:00:19,680 INFO L174 SettingsManager]: Resetting TreeAutomizer preferences to default values [2018-10-22 16:00:19,681 INFO L174 SettingsManager]: Resetting IcfgTransformer preferences to default values [2018-10-22 16:00:19,682 INFO L174 SettingsManager]: Resetting Boogie Printer preferences to default values [2018-10-22 16:00:19,683 INFO L174 SettingsManager]: Resetting ReqPrinter preferences to default values [2018-10-22 16:00:19,685 INFO L174 SettingsManager]: Resetting Witness Printer preferences to default values [2018-10-22 16:00:19,686 INFO L177 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2018-10-22 16:00:19,686 INFO L174 SettingsManager]: Resetting CDTParser preferences to default values [2018-10-22 16:00:19,689 INFO L177 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2018-10-22 16:00:19,690 INFO L177 SettingsManager]: ReqParser provides no preferences, ignoring... [2018-10-22 16:00:19,690 INFO L174 SettingsManager]: Resetting SmtParser preferences to default values [2018-10-22 16:00:19,691 INFO L174 SettingsManager]: Resetting Witness Parser preferences to default values [2018-10-22 16:00:19,693 INFO L181 SettingsManager]: Finished resetting all preferences to default values... [2018-10-22 16:00:19,694 INFO L98 SettingsManager]: Beginning loading settings from /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/../../../trunk/examples/settings/default/taipan/svcomp-Reach-64bit-Taipan_Default.epf [2018-10-22 16:00:19,719 INFO L110 SettingsManager]: Loading preferences was successful [2018-10-22 16:00:19,720 INFO L112 SettingsManager]: Preferences different from defaults after loading the file: [2018-10-22 16:00:19,722 INFO L131 SettingsManager]: Preferences of Boogie Procedure Inliner differ from their defaults: [2018-10-22 16:00:19,722 INFO L133 SettingsManager]: * User list type=DISABLED [2018-10-22 16:00:19,722 INFO L133 SettingsManager]: * calls to implemented procedures=false [2018-10-22 16:00:19,722 INFO L131 SettingsManager]: Preferences of Abstract Interpretation differ from their defaults: [2018-10-22 16:00:19,723 INFO L133 SettingsManager]: * Abstract domain for RCFG-of-the-future=PoormanAbstractDomain [2018-10-22 16:00:19,723 INFO L133 SettingsManager]: * Abstract domain=CompoundDomain [2018-10-22 16:00:19,723 INFO L133 SettingsManager]: * Log string format=TERM [2018-10-22 16:00:19,723 INFO L133 SettingsManager]: * Check feasibility of abstract posts with an SMT solver=true [2018-10-22 16:00:19,723 INFO L133 SettingsManager]: * Use the RCFG-of-the-future interface=true [2018-10-22 16:00:19,724 INFO L133 SettingsManager]: * Interval Domain=false [2018-10-22 16:00:19,725 INFO L131 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2018-10-22 16:00:19,725 INFO L133 SettingsManager]: * Overapproximate operations on floating types=true [2018-10-22 16:00:19,725 INFO L133 SettingsManager]: * Check division by zero=IGNORE [2018-10-22 16:00:19,725 INFO L133 SettingsManager]: * Pointer to allocated memory at dereference=IGNORE [2018-10-22 16:00:19,727 INFO L133 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2018-10-22 16:00:19,727 INFO L133 SettingsManager]: * Check array bounds for arrays that are off heap=IGNORE [2018-10-22 16:00:19,727 INFO L133 SettingsManager]: * Check if freed pointer was valid=false [2018-10-22 16:00:19,727 INFO L133 SettingsManager]: * Pointer base address is valid at dereference=IGNORE [2018-10-22 16:00:19,728 INFO L131 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2018-10-22 16:00:19,728 INFO L133 SettingsManager]: * Size of a code block=SequenceOfStatements [2018-10-22 16:00:19,728 INFO L133 SettingsManager]: * To the following directory=./dump/ [2018-10-22 16:00:19,728 INFO L133 SettingsManager]: * SMT solver=External_DefaultMode [2018-10-22 16:00:19,728 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-10-22 16:00:19,729 INFO L131 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2018-10-22 16:00:19,729 INFO L133 SettingsManager]: * Compute Interpolants along a Counterexample=FPandBP [2018-10-22 16:00:19,729 INFO L133 SettingsManager]: * Positions where we compute the Hoare Annotation=LoopsAndPotentialCycles [2018-10-22 16:00:19,730 INFO L133 SettingsManager]: * Trace refinement strategy=TAIPAN [2018-10-22 16:00:19,730 INFO L133 SettingsManager]: * SMT solver=External_ModelsAndUnsatCoreMode [2018-10-22 16:00:19,730 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in [2018-10-22 16:00:19,730 INFO L133 SettingsManager]: * Compute Hoare Annotation of negated interpolant automaton, abstraction and CFG=true [2018-10-22 16:00:19,730 INFO L133 SettingsManager]: * To the following directory=dump/ [2018-10-22 16:00:19,731 INFO L133 SettingsManager]: * Abstract interpretation Mode=USE_PREDICATES [2018-10-22 16:00:19,793 INFO L81 nceAwareModelManager]: Repository-Root is: /tmp [2018-10-22 16:00:19,807 INFO L258 ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized [2018-10-22 16:00:19,811 INFO L214 ainManager$Toolchain]: [Toolchain 1]: Toolchain selected. [2018-10-22 16:00:19,812 INFO L271 PluginConnector]: Initializing CDTParser... [2018-10-22 16:00:19,813 INFO L276 PluginConnector]: CDTParser initialized [2018-10-22 16:00:19,814 INFO L418 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/../../../trunk/examples/svcomp/loop-acceleration/array_false-unreach-call2_true-termination.i [2018-10-22 16:00:19,879 INFO L218 CDTParser]: Created temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/data/ac890e7f8/eef14da8e42c4d4cb89dbf364a64bd2a/FLAG969022ec9 [2018-10-22 16:00:20,368 INFO L298 CDTParser]: Found 1 translation units. [2018-10-22 16:00:20,369 INFO L158 CDTParser]: Scanning /storage/repos/ultimate/trunk/examples/svcomp/loop-acceleration/array_false-unreach-call2_true-termination.i [2018-10-22 16:00:20,375 INFO L346 CDTParser]: About to delete temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/data/ac890e7f8/eef14da8e42c4d4cb89dbf364a64bd2a/FLAG969022ec9 [2018-10-22 16:00:20,388 INFO L354 CDTParser]: Successfully deleted /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/data/ac890e7f8/eef14da8e42c4d4cb89dbf364a64bd2a [2018-10-22 16:00:20,399 INFO L296 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2018-10-22 16:00:20,401 INFO L131 ToolchainWalker]: Walking toolchain with 5 elements. [2018-10-22 16:00:20,402 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2018-10-22 16:00:20,402 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2018-10-22 16:00:20,406 INFO L276 PluginConnector]: CACSL2BoogieTranslator initialized [2018-10-22 16:00:20,408 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,411 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@5fec1a8f and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20, skipping insertion in model container [2018-10-22 16:00:20,411 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,421 INFO L145 MainTranslator]: Starting translation in SV-COMP mode [2018-10-22 16:00:20,443 INFO L174 MainTranslator]: Built tables and reachable declarations [2018-10-22 16:00:20,630 INFO L202 PostProcessor]: Analyzing one entry point: main [2018-10-22 16:00:20,634 INFO L189 MainTranslator]: Completed pre-run [2018-10-22 16:00:20,656 INFO L202 PostProcessor]: Analyzing one entry point: main [2018-10-22 16:00:20,679 INFO L193 MainTranslator]: Completed translation [2018-10-22 16:00:20,679 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20 WrapperNode [2018-10-22 16:00:20,679 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2018-10-22 16:00:20,680 INFO L113 PluginConnector]: ------------------------Boogie Procedure Inliner---------------------------- [2018-10-22 16:00:20,680 INFO L271 PluginConnector]: Initializing Boogie Procedure Inliner... [2018-10-22 16:00:20,680 INFO L276 PluginConnector]: Boogie Procedure Inliner initialized [2018-10-22 16:00:20,690 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,700 INFO L185 PluginConnector]: Executing the observer Inliner from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,723 INFO L132 PluginConnector]: ------------------------ END Boogie Procedure Inliner---------------------------- [2018-10-22 16:00:20,724 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2018-10-22 16:00:20,724 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2018-10-22 16:00:20,724 INFO L276 PluginConnector]: Boogie Preprocessor initialized [2018-10-22 16:00:20,734 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,735 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,737 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,737 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,743 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,748 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,749 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... [2018-10-22 16:00:20,751 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2018-10-22 16:00:20,752 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2018-10-22 16:00:20,752 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2018-10-22 16:00:20,752 INFO L276 PluginConnector]: RCFGBuilder initialized [2018-10-22 16:00:20,753 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (1/1) ... No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-10-22 16:00:20,879 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2018-10-22 16:00:20,879 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2018-10-22 16:00:20,879 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2018-10-22 16:00:20,879 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2018-10-22 16:00:20,879 INFO L130 BoogieDeclarations]: Found specification of procedure main [2018-10-22 16:00:20,879 INFO L138 BoogieDeclarations]: Found implementation of procedure main [2018-10-22 16:00:20,880 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_assert [2018-10-22 16:00:20,880 INFO L138 BoogieDeclarations]: Found implementation of procedure __VERIFIER_assert [2018-10-22 16:00:21,120 INFO L341 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2018-10-22 16:00:21,121 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 22.10 04:00:21 BoogieIcfgContainer [2018-10-22 16:00:21,121 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2018-10-22 16:00:21,122 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2018-10-22 16:00:21,123 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2018-10-22 16:00:21,126 INFO L276 PluginConnector]: TraceAbstraction initialized [2018-10-22 16:00:21,126 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 22.10 04:00:20" (1/3) ... [2018-10-22 16:00:21,127 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@d2af0a9 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 22.10 04:00:21, skipping insertion in model container [2018-10-22 16:00:21,127 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 22.10 04:00:20" (2/3) ... [2018-10-22 16:00:21,128 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@d2af0a9 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 22.10 04:00:21, skipping insertion in model container [2018-10-22 16:00:21,128 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 22.10 04:00:21" (3/3) ... [2018-10-22 16:00:21,130 INFO L112 eAbstractionObserver]: Analyzing ICFG array_false-unreach-call2_true-termination.i [2018-10-22 16:00:21,140 INFO L136 ceAbstractionStarter]: Automizer settings: Hoare:true NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION [2018-10-22 16:00:21,148 INFO L148 ceAbstractionStarter]: Appying trace abstraction to program that has 1 error locations. [2018-10-22 16:00:21,164 INFO L257 AbstractCegarLoop]: Starting to check reachability of 1 error locations. [2018-10-22 16:00:21,195 INFO L133 ementStrategyFactory]: Using default assertion order modulation [2018-10-22 16:00:21,196 INFO L382 AbstractCegarLoop]: Interprodecural is true [2018-10-22 16:00:21,196 INFO L383 AbstractCegarLoop]: Hoare is true [2018-10-22 16:00:21,196 INFO L384 AbstractCegarLoop]: Compute interpolants for FPandBP [2018-10-22 16:00:21,196 INFO L385 AbstractCegarLoop]: Backedges is STRAIGHT_LINE [2018-10-22 16:00:21,196 INFO L386 AbstractCegarLoop]: Determinization is PREDICATE_ABSTRACTION [2018-10-22 16:00:21,196 INFO L387 AbstractCegarLoop]: Difference is false [2018-10-22 16:00:21,196 INFO L388 AbstractCegarLoop]: Minimize is MINIMIZE_SEVPA [2018-10-22 16:00:21,197 INFO L393 AbstractCegarLoop]: ======== Iteration 0==of CEGAR loop == AllErrorsAtOnce======== [2018-10-22 16:00:21,214 INFO L276 IsEmpty]: Start isEmpty. Operand 22 states. [2018-10-22 16:00:21,221 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 13 [2018-10-22 16:00:21,221 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:21,222 INFO L375 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:21,224 INFO L424 AbstractCegarLoop]: === Iteration 1 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:21,230 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:21,231 INFO L82 PathProgramCache]: Analyzing trace with hash -173834890, now seen corresponding path program 1 times [2018-10-22 16:00:21,234 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:21,286 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:21,287 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:21,287 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:21,287 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:21,325 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:21,376 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:21,378 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-10-22 16:00:21,379 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [2] imperfect sequences [] total 2 [2018-10-22 16:00:21,379 INFO L265 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-10-22 16:00:21,384 INFO L460 AbstractCegarLoop]: Interpolant automaton has 2 states [2018-10-22 16:00:21,401 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 2 interpolants. [2018-10-22 16:00:21,401 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1, Invalid=1, Unknown=0, NotChecked=0, Total=2 [2018-10-22 16:00:21,404 INFO L87 Difference]: Start difference. First operand 22 states. Second operand 2 states. [2018-10-22 16:00:21,424 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:21,425 INFO L93 Difference]: Finished difference Result 35 states and 38 transitions. [2018-10-22 16:00:21,425 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 2 states. [2018-10-22 16:00:21,426 INFO L78 Accepts]: Start accepts. Automaton has 2 states. Word has length 12 [2018-10-22 16:00:21,426 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:21,434 INFO L225 Difference]: With dead ends: 35 [2018-10-22 16:00:21,434 INFO L226 Difference]: Without dead ends: 15 [2018-10-22 16:00:21,438 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 2 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 0 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=1, Invalid=1, Unknown=0, NotChecked=0, Total=2 [2018-10-22 16:00:21,456 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 15 states. [2018-10-22 16:00:21,470 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 15 to 15. [2018-10-22 16:00:21,472 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 15 states. [2018-10-22 16:00:21,472 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 15 states to 15 states and 15 transitions. [2018-10-22 16:00:21,474 INFO L78 Accepts]: Start accepts. Automaton has 15 states and 15 transitions. Word has length 12 [2018-10-22 16:00:21,474 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:21,474 INFO L481 AbstractCegarLoop]: Abstraction has 15 states and 15 transitions. [2018-10-22 16:00:21,474 INFO L482 AbstractCegarLoop]: Interpolant automaton has 2 states. [2018-10-22 16:00:21,475 INFO L276 IsEmpty]: Start isEmpty. Operand 15 states and 15 transitions. [2018-10-22 16:00:21,475 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 14 [2018-10-22 16:00:21,476 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:21,476 INFO L375 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:21,476 INFO L424 AbstractCegarLoop]: === Iteration 2 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:21,477 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:21,477 INFO L82 PathProgramCache]: Analyzing trace with hash -737648989, now seen corresponding path program 1 times [2018-10-22 16:00:21,477 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:21,478 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:21,478 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:21,479 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:21,479 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:21,500 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:21,585 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:21,586 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-10-22 16:00:21,586 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-10-22 16:00:21,587 INFO L265 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-10-22 16:00:21,589 INFO L460 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-10-22 16:00:21,589 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-10-22 16:00:21,589 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-10-22 16:00:21,590 INFO L87 Difference]: Start difference. First operand 15 states and 15 transitions. Second operand 3 states. [2018-10-22 16:00:21,676 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:21,679 INFO L93 Difference]: Finished difference Result 24 states and 24 transitions. [2018-10-22 16:00:21,681 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-10-22 16:00:21,681 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 13 [2018-10-22 16:00:21,681 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:21,682 INFO L225 Difference]: With dead ends: 24 [2018-10-22 16:00:21,682 INFO L226 Difference]: Without dead ends: 18 [2018-10-22 16:00:21,684 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-10-22 16:00:21,684 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 18 states. [2018-10-22 16:00:21,691 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 18 to 17. [2018-10-22 16:00:21,691 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 17 states. [2018-10-22 16:00:21,692 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 17 states to 17 states and 17 transitions. [2018-10-22 16:00:21,692 INFO L78 Accepts]: Start accepts. Automaton has 17 states and 17 transitions. Word has length 13 [2018-10-22 16:00:21,693 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:21,694 INFO L481 AbstractCegarLoop]: Abstraction has 17 states and 17 transitions. [2018-10-22 16:00:21,694 INFO L482 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-10-22 16:00:21,694 INFO L276 IsEmpty]: Start isEmpty. Operand 17 states and 17 transitions. [2018-10-22 16:00:21,695 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 17 [2018-10-22 16:00:21,695 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:21,695 INFO L375 BasicCegarLoop]: trace histogram [2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:21,697 INFO L424 AbstractCegarLoop]: === Iteration 3 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:21,698 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:21,698 INFO L82 PathProgramCache]: Analyzing trace with hash -1154592614, now seen corresponding path program 1 times [2018-10-22 16:00:21,698 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:21,699 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:21,699 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:21,699 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:21,700 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:21,753 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:21,860 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:21,861 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:21,861 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:21,862 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 17 with the following transitions: [2018-10-22 16:00:21,864 INFO L202 CegarAbsIntRunner]: [0], [1], [5], [9], [12], [14], [16], [20], [24], [27], [29], [35], [36], [37], [39] [2018-10-22 16:00:21,916 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, OctagonDomain] [2018-10-22 16:00:21,916 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-10-22 16:00:22,820 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-10-22 16:00:22,822 INFO L272 AbstractInterpreter]: Visited 15 different actions 43 times. Merged at 3 different actions 21 times. Widened at 1 different actions 3 times. Found 1 fixpoints after 1 different actions. Largest state had 34 variables. [2018-10-22 16:00:22,842 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:22,843 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-10-22 16:00:22,844 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:22,844 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:22,854 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:22,855 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:00:22,907 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:22,918 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:22,966 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:22,966 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:23,041 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:23,066 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:23,066 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 3 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 3 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:23,082 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:23,083 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:00:23,127 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:23,132 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:23,137 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:23,138 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:23,178 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:23,181 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:23,182 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4, 4, 4, 4] total 7 [2018-10-22 16:00:23,182 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:23,182 INFO L460 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-10-22 16:00:23,183 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-10-22 16:00:23,183 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=21, Invalid=21, Unknown=0, NotChecked=0, Total=42 [2018-10-22 16:00:23,184 INFO L87 Difference]: Start difference. First operand 17 states and 17 transitions. Second operand 5 states. [2018-10-22 16:00:23,258 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:23,259 INFO L93 Difference]: Finished difference Result 27 states and 27 transitions. [2018-10-22 16:00:23,259 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. [2018-10-22 16:00:23,259 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 16 [2018-10-22 16:00:23,260 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:23,260 INFO L225 Difference]: With dead ends: 27 [2018-10-22 16:00:23,260 INFO L226 Difference]: Without dead ends: 21 [2018-10-22 16:00:23,261 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 66 GetRequests, 61 SyntacticMatches, 0 SemanticMatches, 5 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 4 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=21, Invalid=21, Unknown=0, NotChecked=0, Total=42 [2018-10-22 16:00:23,262 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 21 states. [2018-10-22 16:00:23,265 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 21 to 20. [2018-10-22 16:00:23,265 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 20 states. [2018-10-22 16:00:23,266 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 20 states to 20 states and 20 transitions. [2018-10-22 16:00:23,266 INFO L78 Accepts]: Start accepts. Automaton has 20 states and 20 transitions. Word has length 16 [2018-10-22 16:00:23,266 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:23,267 INFO L481 AbstractCegarLoop]: Abstraction has 20 states and 20 transitions. [2018-10-22 16:00:23,267 INFO L482 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-10-22 16:00:23,267 INFO L276 IsEmpty]: Start isEmpty. Operand 20 states and 20 transitions. [2018-10-22 16:00:23,267 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 20 [2018-10-22 16:00:23,267 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:23,268 INFO L375 BasicCegarLoop]: trace histogram [3, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:23,268 INFO L424 AbstractCegarLoop]: === Iteration 4 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:23,268 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:23,268 INFO L82 PathProgramCache]: Analyzing trace with hash -1276704957, now seen corresponding path program 2 times [2018-10-22 16:00:23,269 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:23,269 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:23,270 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:23,270 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:23,270 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:23,288 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:23,406 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:23,407 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:23,407 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:23,407 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:23,407 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:23,408 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:23,408 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:23,417 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:00:23,418 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:23,477 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:00:23,477 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:23,480 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:23,504 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:23,505 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:23,612 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:23,644 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:23,645 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 5 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 5 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:23,673 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:00:23,673 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:23,772 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:00:23,772 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:23,778 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:23,787 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:23,787 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:23,853 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [MP cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (5)] Exception during sending of exit command (exit): Stream closed [2018-10-22 16:00:23,857 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:23,858 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [5, 5, 5, 5, 5] total 9 [2018-10-22 16:00:23,858 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:23,859 INFO L460 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-10-22 16:00:23,860 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-10-22 16:00:23,860 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=36, Invalid=36, Unknown=0, NotChecked=0, Total=72 [2018-10-22 16:00:23,861 INFO L87 Difference]: Start difference. First operand 20 states and 20 transitions. Second operand 6 states. [2018-10-22 16:00:23,932 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:23,933 INFO L93 Difference]: Finished difference Result 30 states and 30 transitions. [2018-10-22 16:00:23,936 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-10-22 16:00:23,936 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 19 [2018-10-22 16:00:23,937 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:23,937 INFO L225 Difference]: With dead ends: 30 [2018-10-22 16:00:23,937 INFO L226 Difference]: Without dead ends: 24 [2018-10-22 16:00:23,938 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 79 GetRequests, 72 SyntacticMatches, 0 SemanticMatches, 7 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 8 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=36, Invalid=36, Unknown=0, NotChecked=0, Total=72 [2018-10-22 16:00:23,938 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 24 states. [2018-10-22 16:00:23,943 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 24 to 23. [2018-10-22 16:00:23,943 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 23 states. [2018-10-22 16:00:23,945 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 23 states to 23 states and 23 transitions. [2018-10-22 16:00:23,945 INFO L78 Accepts]: Start accepts. Automaton has 23 states and 23 transitions. Word has length 19 [2018-10-22 16:00:23,945 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:23,945 INFO L481 AbstractCegarLoop]: Abstraction has 23 states and 23 transitions. [2018-10-22 16:00:23,946 INFO L482 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-10-22 16:00:23,946 INFO L276 IsEmpty]: Start isEmpty. Operand 23 states and 23 transitions. [2018-10-22 16:00:23,946 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 23 [2018-10-22 16:00:23,947 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:23,947 INFO L375 BasicCegarLoop]: trace histogram [4, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:23,947 INFO L424 AbstractCegarLoop]: === Iteration 5 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:23,947 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:23,948 INFO L82 PathProgramCache]: Analyzing trace with hash -1288215558, now seen corresponding path program 3 times [2018-10-22 16:00:23,948 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:23,949 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:23,949 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:23,949 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:23,949 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:23,968 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:24,069 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:24,069 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:24,069 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:24,070 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:24,070 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:24,070 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:24,070 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:24,089 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:00:24,089 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:00:24,171 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 4 check-sat command(s) [2018-10-22 16:00:24,171 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:24,174 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:24,256 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:24,258 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:24,340 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:24,362 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:24,362 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 7 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 7 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:24,380 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:00:24,380 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:00:24,571 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 4 check-sat command(s) [2018-10-22 16:00:24,571 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:24,577 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:24,591 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:24,591 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:24,657 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:24,662 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:24,662 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [6, 6, 6, 6, 6] total 11 [2018-10-22 16:00:24,662 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:24,663 INFO L460 AbstractCegarLoop]: Interpolant automaton has 7 states [2018-10-22 16:00:24,663 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 7 interpolants. [2018-10-22 16:00:24,664 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=55, Invalid=55, Unknown=0, NotChecked=0, Total=110 [2018-10-22 16:00:24,665 INFO L87 Difference]: Start difference. First operand 23 states and 23 transitions. Second operand 7 states. [2018-10-22 16:00:24,801 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:24,801 INFO L93 Difference]: Finished difference Result 33 states and 33 transitions. [2018-10-22 16:00:24,801 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-10-22 16:00:24,801 INFO L78 Accepts]: Start accepts. Automaton has 7 states. Word has length 22 [2018-10-22 16:00:24,802 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:24,802 INFO L225 Difference]: With dead ends: 33 [2018-10-22 16:00:24,802 INFO L226 Difference]: Without dead ends: 27 [2018-10-22 16:00:24,804 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 92 GetRequests, 83 SyntacticMatches, 0 SemanticMatches, 9 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 12 ImplicationChecksByTransitivity, 0.2s TimeCoverageRelationStatistics Valid=55, Invalid=55, Unknown=0, NotChecked=0, Total=110 [2018-10-22 16:00:24,804 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 27 states. [2018-10-22 16:00:24,808 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 27 to 26. [2018-10-22 16:00:24,808 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 26 states. [2018-10-22 16:00:24,809 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 26 states to 26 states and 26 transitions. [2018-10-22 16:00:24,809 INFO L78 Accepts]: Start accepts. Automaton has 26 states and 26 transitions. Word has length 22 [2018-10-22 16:00:24,809 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:24,810 INFO L481 AbstractCegarLoop]: Abstraction has 26 states and 26 transitions. [2018-10-22 16:00:24,810 INFO L482 AbstractCegarLoop]: Interpolant automaton has 7 states. [2018-10-22 16:00:24,810 INFO L276 IsEmpty]: Start isEmpty. Operand 26 states and 26 transitions. [2018-10-22 16:00:24,811 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 26 [2018-10-22 16:00:24,811 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:24,811 INFO L375 BasicCegarLoop]: trace histogram [5, 4, 4, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:24,811 INFO L424 AbstractCegarLoop]: === Iteration 6 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:24,812 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:24,812 INFO L82 PathProgramCache]: Analyzing trace with hash -603146269, now seen corresponding path program 4 times [2018-10-22 16:00:24,812 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:24,813 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:24,813 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:24,813 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:24,813 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:24,849 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:25,074 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 0 proven. 26 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:25,075 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:25,075 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:25,075 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:25,076 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:25,076 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:25,076 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:25,094 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:00:25,094 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:00:25,145 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:00:25,145 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:25,148 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:25,175 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 0 proven. 26 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:25,175 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:25,332 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 0 proven. 26 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:25,353 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:25,353 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 9 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 9 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:25,370 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:00:25,370 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:00:25,438 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:00:25,439 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:25,445 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:25,450 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 0 proven. 26 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:25,450 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:25,517 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 0 proven. 26 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:25,520 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:25,520 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7, 7, 7] total 13 [2018-10-22 16:00:25,520 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:25,521 INFO L460 AbstractCegarLoop]: Interpolant automaton has 8 states [2018-10-22 16:00:25,521 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants. [2018-10-22 16:00:25,521 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=78, Invalid=78, Unknown=0, NotChecked=0, Total=156 [2018-10-22 16:00:25,522 INFO L87 Difference]: Start difference. First operand 26 states and 26 transitions. Second operand 8 states. [2018-10-22 16:00:25,799 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:25,799 INFO L93 Difference]: Finished difference Result 36 states and 36 transitions. [2018-10-22 16:00:25,802 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 7 states. [2018-10-22 16:00:25,802 INFO L78 Accepts]: Start accepts. Automaton has 8 states. Word has length 25 [2018-10-22 16:00:25,803 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:25,803 INFO L225 Difference]: With dead ends: 36 [2018-10-22 16:00:25,803 INFO L226 Difference]: Without dead ends: 30 [2018-10-22 16:00:25,804 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 105 GetRequests, 94 SyntacticMatches, 0 SemanticMatches, 11 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 16 ImplicationChecksByTransitivity, 0.3s TimeCoverageRelationStatistics Valid=78, Invalid=78, Unknown=0, NotChecked=0, Total=156 [2018-10-22 16:00:25,804 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 30 states. [2018-10-22 16:00:25,810 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 30 to 29. [2018-10-22 16:00:25,810 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 29 states. [2018-10-22 16:00:25,811 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 29 states to 29 states and 29 transitions. [2018-10-22 16:00:25,812 INFO L78 Accepts]: Start accepts. Automaton has 29 states and 29 transitions. Word has length 25 [2018-10-22 16:00:25,812 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:25,812 INFO L481 AbstractCegarLoop]: Abstraction has 29 states and 29 transitions. [2018-10-22 16:00:25,812 INFO L482 AbstractCegarLoop]: Interpolant automaton has 8 states. [2018-10-22 16:00:25,812 INFO L276 IsEmpty]: Start isEmpty. Operand 29 states and 29 transitions. [2018-10-22 16:00:25,814 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 29 [2018-10-22 16:00:25,814 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:25,814 INFO L375 BasicCegarLoop]: trace histogram [6, 5, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:25,814 INFO L424 AbstractCegarLoop]: === Iteration 7 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:25,814 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:25,815 INFO L82 PathProgramCache]: Analyzing trace with hash -1388548262, now seen corresponding path program 5 times [2018-10-22 16:00:25,815 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:25,816 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:25,816 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:25,817 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:25,817 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:25,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:26,024 INFO L134 CoverageAnalysis]: Checked inductivity of 40 backedges. 0 proven. 40 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:26,024 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:26,024 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:26,025 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:26,025 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:26,025 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:26,025 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 10 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 10 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:26,034 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:00:26,034 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:26,085 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 6 check-sat command(s) [2018-10-22 16:00:26,085 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:26,088 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:26,111 INFO L134 CoverageAnalysis]: Checked inductivity of 40 backedges. 0 proven. 40 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:26,111 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:26,316 INFO L134 CoverageAnalysis]: Checked inductivity of 40 backedges. 0 proven. 40 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:26,339 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:26,339 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 11 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 11 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:26,357 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:00:26,357 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:26,495 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 6 check-sat command(s) [2018-10-22 16:00:26,496 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:26,505 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:26,519 INFO L134 CoverageAnalysis]: Checked inductivity of 40 backedges. 0 proven. 40 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:26,520 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:26,543 INFO L134 CoverageAnalysis]: Checked inductivity of 40 backedges. 0 proven. 40 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:26,545 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:26,545 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [8, 8, 8, 8, 8] total 15 [2018-10-22 16:00:26,545 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:26,546 INFO L460 AbstractCegarLoop]: Interpolant automaton has 9 states [2018-10-22 16:00:26,546 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants. [2018-10-22 16:00:26,547 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=105, Invalid=105, Unknown=0, NotChecked=0, Total=210 [2018-10-22 16:00:26,547 INFO L87 Difference]: Start difference. First operand 29 states and 29 transitions. Second operand 9 states. [2018-10-22 16:00:26,606 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:26,607 INFO L93 Difference]: Finished difference Result 39 states and 39 transitions. [2018-10-22 16:00:26,607 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 8 states. [2018-10-22 16:00:26,607 INFO L78 Accepts]: Start accepts. Automaton has 9 states. Word has length 28 [2018-10-22 16:00:26,608 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:26,608 INFO L225 Difference]: With dead ends: 39 [2018-10-22 16:00:26,608 INFO L226 Difference]: Without dead ends: 33 [2018-10-22 16:00:26,609 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 118 GetRequests, 105 SyntacticMatches, 0 SemanticMatches, 13 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 20 ImplicationChecksByTransitivity, 0.3s TimeCoverageRelationStatistics Valid=105, Invalid=105, Unknown=0, NotChecked=0, Total=210 [2018-10-22 16:00:26,609 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 33 states. [2018-10-22 16:00:26,612 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 33 to 32. [2018-10-22 16:00:26,613 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 32 states. [2018-10-22 16:00:26,613 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 32 states to 32 states and 32 transitions. [2018-10-22 16:00:26,614 INFO L78 Accepts]: Start accepts. Automaton has 32 states and 32 transitions. Word has length 28 [2018-10-22 16:00:26,614 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:26,614 INFO L481 AbstractCegarLoop]: Abstraction has 32 states and 32 transitions. [2018-10-22 16:00:26,614 INFO L482 AbstractCegarLoop]: Interpolant automaton has 9 states. [2018-10-22 16:00:26,614 INFO L276 IsEmpty]: Start isEmpty. Operand 32 states and 32 transitions. [2018-10-22 16:00:26,615 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 32 [2018-10-22 16:00:26,615 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:26,616 INFO L375 BasicCegarLoop]: trace histogram [7, 6, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:26,616 INFO L424 AbstractCegarLoop]: === Iteration 8 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:26,616 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:26,616 INFO L82 PathProgramCache]: Analyzing trace with hash -317493117, now seen corresponding path program 6 times [2018-10-22 16:00:26,616 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:26,617 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:26,618 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:26,618 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:26,618 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:26,636 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:26,791 INFO L134 CoverageAnalysis]: Checked inductivity of 57 backedges. 0 proven. 57 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:26,792 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:26,792 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:26,792 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:26,792 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:26,792 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:26,792 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 12 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 12 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:26,806 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:00:26,806 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:00:26,864 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 7 check-sat command(s) [2018-10-22 16:00:26,864 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:26,867 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:26,886 INFO L134 CoverageAnalysis]: Checked inductivity of 57 backedges. 0 proven. 57 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:26,887 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:27,143 INFO L134 CoverageAnalysis]: Checked inductivity of 57 backedges. 0 proven. 57 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:27,177 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:27,177 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 13 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 13 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:27,198 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:00:27,198 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:00:27,520 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 7 check-sat command(s) [2018-10-22 16:00:27,520 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:27,526 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:27,532 INFO L134 CoverageAnalysis]: Checked inductivity of 57 backedges. 0 proven. 57 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:27,533 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:27,549 INFO L134 CoverageAnalysis]: Checked inductivity of 57 backedges. 0 proven. 57 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:27,551 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:27,551 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [9, 9, 9, 9, 9] total 17 [2018-10-22 16:00:27,551 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:27,552 INFO L460 AbstractCegarLoop]: Interpolant automaton has 10 states [2018-10-22 16:00:27,552 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants. [2018-10-22 16:00:27,552 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=136, Invalid=136, Unknown=0, NotChecked=0, Total=272 [2018-10-22 16:00:27,552 INFO L87 Difference]: Start difference. First operand 32 states and 32 transitions. Second operand 10 states. [2018-10-22 16:00:27,613 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:27,613 INFO L93 Difference]: Finished difference Result 42 states and 42 transitions. [2018-10-22 16:00:27,615 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 9 states. [2018-10-22 16:00:27,615 INFO L78 Accepts]: Start accepts. Automaton has 10 states. Word has length 31 [2018-10-22 16:00:27,615 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:27,616 INFO L225 Difference]: With dead ends: 42 [2018-10-22 16:00:27,616 INFO L226 Difference]: Without dead ends: 36 [2018-10-22 16:00:27,617 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 131 GetRequests, 116 SyntacticMatches, 0 SemanticMatches, 15 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 24 ImplicationChecksByTransitivity, 0.2s TimeCoverageRelationStatistics Valid=136, Invalid=136, Unknown=0, NotChecked=0, Total=272 [2018-10-22 16:00:27,617 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 36 states. [2018-10-22 16:00:27,620 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 36 to 35. [2018-10-22 16:00:27,621 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 35 states. [2018-10-22 16:00:27,621 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 35 states to 35 states and 35 transitions. [2018-10-22 16:00:27,621 INFO L78 Accepts]: Start accepts. Automaton has 35 states and 35 transitions. Word has length 31 [2018-10-22 16:00:27,622 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:27,622 INFO L481 AbstractCegarLoop]: Abstraction has 35 states and 35 transitions. [2018-10-22 16:00:27,622 INFO L482 AbstractCegarLoop]: Interpolant automaton has 10 states. [2018-10-22 16:00:27,622 INFO L276 IsEmpty]: Start isEmpty. Operand 35 states and 35 transitions. [2018-10-22 16:00:27,623 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 35 [2018-10-22 16:00:27,623 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:27,623 INFO L375 BasicCegarLoop]: trace histogram [8, 7, 7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:27,624 INFO L424 AbstractCegarLoop]: === Iteration 9 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:27,624 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:27,624 INFO L82 PathProgramCache]: Analyzing trace with hash 174289594, now seen corresponding path program 7 times [2018-10-22 16:00:27,624 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:27,625 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:27,625 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:27,625 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:27,625 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:27,640 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:27,736 INFO L134 CoverageAnalysis]: Checked inductivity of 77 backedges. 0 proven. 77 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:27,737 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:27,737 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:27,737 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:27,737 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:27,737 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:27,737 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 14 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 14 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:27,748 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:27,749 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:00:27,794 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:27,796 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:27,837 INFO L134 CoverageAnalysis]: Checked inductivity of 77 backedges. 0 proven. 77 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:27,838 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:27,971 INFO L134 CoverageAnalysis]: Checked inductivity of 77 backedges. 0 proven. 77 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:27,992 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:27,992 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 15 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 15 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:28,008 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:28,008 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:00:28,080 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:28,085 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:28,092 INFO L134 CoverageAnalysis]: Checked inductivity of 77 backedges. 0 proven. 77 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:28,092 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:28,130 INFO L134 CoverageAnalysis]: Checked inductivity of 77 backedges. 0 proven. 77 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:28,132 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:28,132 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [10, 10, 10, 10, 10] total 19 [2018-10-22 16:00:28,132 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:28,132 INFO L460 AbstractCegarLoop]: Interpolant automaton has 11 states [2018-10-22 16:00:28,133 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants. [2018-10-22 16:00:28,133 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=171, Invalid=171, Unknown=0, NotChecked=0, Total=342 [2018-10-22 16:00:28,134 INFO L87 Difference]: Start difference. First operand 35 states and 35 transitions. Second operand 11 states. [2018-10-22 16:00:28,196 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:28,196 INFO L93 Difference]: Finished difference Result 45 states and 45 transitions. [2018-10-22 16:00:28,197 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 10 states. [2018-10-22 16:00:28,197 INFO L78 Accepts]: Start accepts. Automaton has 11 states. Word has length 34 [2018-10-22 16:00:28,199 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:28,200 INFO L225 Difference]: With dead ends: 45 [2018-10-22 16:00:28,201 INFO L226 Difference]: Without dead ends: 39 [2018-10-22 16:00:28,202 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 144 GetRequests, 127 SyntacticMatches, 0 SemanticMatches, 17 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 28 ImplicationChecksByTransitivity, 0.2s TimeCoverageRelationStatistics Valid=171, Invalid=171, Unknown=0, NotChecked=0, Total=342 [2018-10-22 16:00:28,202 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 39 states. [2018-10-22 16:00:28,205 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 39 to 38. [2018-10-22 16:00:28,205 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 38 states. [2018-10-22 16:00:28,206 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 38 states to 38 states and 38 transitions. [2018-10-22 16:00:28,206 INFO L78 Accepts]: Start accepts. Automaton has 38 states and 38 transitions. Word has length 34 [2018-10-22 16:00:28,206 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:28,207 INFO L481 AbstractCegarLoop]: Abstraction has 38 states and 38 transitions. [2018-10-22 16:00:28,207 INFO L482 AbstractCegarLoop]: Interpolant automaton has 11 states. [2018-10-22 16:00:28,207 INFO L276 IsEmpty]: Start isEmpty. Operand 38 states and 38 transitions. [2018-10-22 16:00:28,207 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 38 [2018-10-22 16:00:28,208 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:28,208 INFO L375 BasicCegarLoop]: trace histogram [9, 8, 8, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:28,208 INFO L424 AbstractCegarLoop]: === Iteration 10 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:28,208 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:28,208 INFO L82 PathProgramCache]: Analyzing trace with hash 739586339, now seen corresponding path program 8 times [2018-10-22 16:00:28,208 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:28,209 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:28,209 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:28,209 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:28,209 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:28,223 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:28,365 INFO L134 CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:28,365 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:28,365 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:28,365 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:28,365 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:28,366 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:28,366 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 16 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 16 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:28,373 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:00:28,373 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:28,425 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:00:28,425 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:28,428 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:28,466 INFO L134 CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:28,467 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:28,804 INFO L134 CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:28,825 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:28,825 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 17 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 17 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:28,842 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:00:28,842 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:28,973 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:00:28,973 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:28,980 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:28,993 INFO L134 CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:28,993 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:29,016 INFO L134 CoverageAnalysis]: Checked inductivity of 100 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:29,019 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:29,020 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [11, 11, 11, 11, 11] total 21 [2018-10-22 16:00:29,020 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:29,020 INFO L460 AbstractCegarLoop]: Interpolant automaton has 12 states [2018-10-22 16:00:29,020 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants. [2018-10-22 16:00:29,021 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=210, Invalid=210, Unknown=0, NotChecked=0, Total=420 [2018-10-22 16:00:29,021 INFO L87 Difference]: Start difference. First operand 38 states and 38 transitions. Second operand 12 states. [2018-10-22 16:00:29,198 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:29,199 INFO L93 Difference]: Finished difference Result 48 states and 48 transitions. [2018-10-22 16:00:29,201 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 11 states. [2018-10-22 16:00:29,202 INFO L78 Accepts]: Start accepts. Automaton has 12 states. Word has length 37 [2018-10-22 16:00:29,202 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:29,203 INFO L225 Difference]: With dead ends: 48 [2018-10-22 16:00:29,203 INFO L226 Difference]: Without dead ends: 42 [2018-10-22 16:00:29,203 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 157 GetRequests, 138 SyntacticMatches, 0 SemanticMatches, 19 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 32 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=210, Invalid=210, Unknown=0, NotChecked=0, Total=420 [2018-10-22 16:00:29,204 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 42 states. [2018-10-22 16:00:29,207 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 42 to 41. [2018-10-22 16:00:29,207 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 41 states. [2018-10-22 16:00:29,208 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 41 states to 41 states and 41 transitions. [2018-10-22 16:00:29,208 INFO L78 Accepts]: Start accepts. Automaton has 41 states and 41 transitions. Word has length 37 [2018-10-22 16:00:29,209 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:29,209 INFO L481 AbstractCegarLoop]: Abstraction has 41 states and 41 transitions. [2018-10-22 16:00:29,209 INFO L482 AbstractCegarLoop]: Interpolant automaton has 12 states. [2018-10-22 16:00:29,209 INFO L276 IsEmpty]: Start isEmpty. Operand 41 states and 41 transitions. [2018-10-22 16:00:29,210 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 41 [2018-10-22 16:00:29,210 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:29,210 INFO L375 BasicCegarLoop]: trace histogram [10, 9, 9, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:29,210 INFO L424 AbstractCegarLoop]: === Iteration 11 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:29,211 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:29,211 INFO L82 PathProgramCache]: Analyzing trace with hash 928149018, now seen corresponding path program 9 times [2018-10-22 16:00:29,211 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:29,211 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:29,212 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:29,212 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:29,212 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:29,226 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:29,498 INFO L134 CoverageAnalysis]: Checked inductivity of 126 backedges. 0 proven. 126 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:29,499 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:29,499 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:29,499 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:29,500 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:29,500 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:29,500 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 18 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 18 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:29,509 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:00:29,509 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:00:29,633 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 10 check-sat command(s) [2018-10-22 16:00:29,633 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:29,639 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:29,681 INFO L134 CoverageAnalysis]: Checked inductivity of 126 backedges. 0 proven. 126 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:29,681 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:29,850 INFO L134 CoverageAnalysis]: Checked inductivity of 126 backedges. 0 proven. 126 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:29,872 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:29,872 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 19 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 19 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:29,888 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:00:29,888 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:00:30,473 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 10 check-sat command(s) [2018-10-22 16:00:30,474 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:30,481 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:30,488 INFO L134 CoverageAnalysis]: Checked inductivity of 126 backedges. 0 proven. 126 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:30,488 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:30,552 INFO L134 CoverageAnalysis]: Checked inductivity of 126 backedges. 0 proven. 126 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:30,557 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:30,557 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [12, 12, 12, 12, 12] total 23 [2018-10-22 16:00:30,557 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:30,558 INFO L460 AbstractCegarLoop]: Interpolant automaton has 13 states [2018-10-22 16:00:30,558 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants. [2018-10-22 16:00:30,558 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=253, Invalid=253, Unknown=0, NotChecked=0, Total=506 [2018-10-22 16:00:30,559 INFO L87 Difference]: Start difference. First operand 41 states and 41 transitions. Second operand 13 states. [2018-10-22 16:00:30,639 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:30,639 INFO L93 Difference]: Finished difference Result 51 states and 51 transitions. [2018-10-22 16:00:30,640 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. [2018-10-22 16:00:30,640 INFO L78 Accepts]: Start accepts. Automaton has 13 states. Word has length 40 [2018-10-22 16:00:30,640 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:30,641 INFO L225 Difference]: With dead ends: 51 [2018-10-22 16:00:30,642 INFO L226 Difference]: Without dead ends: 45 [2018-10-22 16:00:30,643 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 170 GetRequests, 149 SyntacticMatches, 0 SemanticMatches, 21 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 36 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=253, Invalid=253, Unknown=0, NotChecked=0, Total=506 [2018-10-22 16:00:30,643 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 45 states. [2018-10-22 16:00:30,647 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 45 to 44. [2018-10-22 16:00:30,647 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 44 states. [2018-10-22 16:00:30,647 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 44 states to 44 states and 44 transitions. [2018-10-22 16:00:30,648 INFO L78 Accepts]: Start accepts. Automaton has 44 states and 44 transitions. Word has length 40 [2018-10-22 16:00:30,648 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:30,648 INFO L481 AbstractCegarLoop]: Abstraction has 44 states and 44 transitions. [2018-10-22 16:00:30,648 INFO L482 AbstractCegarLoop]: Interpolant automaton has 13 states. [2018-10-22 16:00:30,648 INFO L276 IsEmpty]: Start isEmpty. Operand 44 states and 44 transitions. [2018-10-22 16:00:30,649 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 44 [2018-10-22 16:00:30,649 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:30,650 INFO L375 BasicCegarLoop]: trace histogram [11, 10, 10, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:30,650 INFO L424 AbstractCegarLoop]: === Iteration 12 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:30,650 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:30,650 INFO L82 PathProgramCache]: Analyzing trace with hash 581695939, now seen corresponding path program 10 times [2018-10-22 16:00:30,650 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:30,651 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:30,651 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:30,651 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:30,652 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:30,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:31,448 INFO L134 CoverageAnalysis]: Checked inductivity of 155 backedges. 0 proven. 155 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:31,448 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:31,449 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:31,449 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:31,449 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:31,449 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:31,449 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 20 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 20 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:31,460 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:00:31,460 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:00:31,508 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:00:31,509 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:31,511 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:31,529 INFO L134 CoverageAnalysis]: Checked inductivity of 155 backedges. 0 proven. 155 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:31,529 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:31,845 INFO L134 CoverageAnalysis]: Checked inductivity of 155 backedges. 0 proven. 155 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:31,866 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:31,866 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 21 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 21 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:31,882 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:00:31,882 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:00:31,990 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:00:31,991 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:31,997 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:32,004 INFO L134 CoverageAnalysis]: Checked inductivity of 155 backedges. 0 proven. 155 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:32,004 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:32,066 INFO L134 CoverageAnalysis]: Checked inductivity of 155 backedges. 0 proven. 155 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:32,069 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:32,069 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13, 13, 13, 13] total 25 [2018-10-22 16:00:32,069 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:32,070 INFO L460 AbstractCegarLoop]: Interpolant automaton has 14 states [2018-10-22 16:00:32,070 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants. [2018-10-22 16:00:32,071 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=300, Invalid=300, Unknown=0, NotChecked=0, Total=600 [2018-10-22 16:00:32,071 INFO L87 Difference]: Start difference. First operand 44 states and 44 transitions. Second operand 14 states. [2018-10-22 16:00:32,143 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:32,143 INFO L93 Difference]: Finished difference Result 54 states and 54 transitions. [2018-10-22 16:00:32,144 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. [2018-10-22 16:00:32,145 INFO L78 Accepts]: Start accepts. Automaton has 14 states. Word has length 43 [2018-10-22 16:00:32,145 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:32,146 INFO L225 Difference]: With dead ends: 54 [2018-10-22 16:00:32,146 INFO L226 Difference]: Without dead ends: 48 [2018-10-22 16:00:32,147 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 183 GetRequests, 160 SyntacticMatches, 0 SemanticMatches, 23 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 40 ImplicationChecksByTransitivity, 1.0s TimeCoverageRelationStatistics Valid=300, Invalid=300, Unknown=0, NotChecked=0, Total=600 [2018-10-22 16:00:32,147 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 48 states. [2018-10-22 16:00:32,150 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 48 to 47. [2018-10-22 16:00:32,151 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 47 states. [2018-10-22 16:00:32,151 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 47 states to 47 states and 47 transitions. [2018-10-22 16:00:32,152 INFO L78 Accepts]: Start accepts. Automaton has 47 states and 47 transitions. Word has length 43 [2018-10-22 16:00:32,152 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:32,152 INFO L481 AbstractCegarLoop]: Abstraction has 47 states and 47 transitions. [2018-10-22 16:00:32,152 INFO L482 AbstractCegarLoop]: Interpolant automaton has 14 states. [2018-10-22 16:00:32,152 INFO L276 IsEmpty]: Start isEmpty. Operand 47 states and 47 transitions. [2018-10-22 16:00:32,153 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-10-22 16:00:32,153 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:32,153 INFO L375 BasicCegarLoop]: trace histogram [12, 11, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:32,154 INFO L424 AbstractCegarLoop]: === Iteration 13 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:32,154 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:32,154 INFO L82 PathProgramCache]: Analyzing trace with hash 204431738, now seen corresponding path program 11 times [2018-10-22 16:00:32,154 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:32,155 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:32,155 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:32,155 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:32,155 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:32,169 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:32,396 INFO L134 CoverageAnalysis]: Checked inductivity of 187 backedges. 0 proven. 187 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:32,396 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:32,396 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:32,396 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:32,396 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:32,397 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:32,397 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 22 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 22 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:32,403 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:00:32,404 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:32,521 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 12 check-sat command(s) [2018-10-22 16:00:32,521 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:32,524 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:32,583 INFO L134 CoverageAnalysis]: Checked inductivity of 187 backedges. 0 proven. 187 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:32,584 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:32,851 INFO L134 CoverageAnalysis]: Checked inductivity of 187 backedges. 0 proven. 187 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:32,872 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:32,873 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 23 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 23 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:32,887 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:00:32,888 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:33,627 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 12 check-sat command(s) [2018-10-22 16:00:33,627 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:33,634 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:33,643 INFO L134 CoverageAnalysis]: Checked inductivity of 187 backedges. 0 proven. 187 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:33,643 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:33,666 INFO L134 CoverageAnalysis]: Checked inductivity of 187 backedges. 0 proven. 187 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:33,668 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:33,669 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [14, 14, 14, 14, 14] total 27 [2018-10-22 16:00:33,669 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:33,669 INFO L460 AbstractCegarLoop]: Interpolant automaton has 15 states [2018-10-22 16:00:33,669 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 15 interpolants. [2018-10-22 16:00:33,670 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=351, Invalid=351, Unknown=0, NotChecked=0, Total=702 [2018-10-22 16:00:33,670 INFO L87 Difference]: Start difference. First operand 47 states and 47 transitions. Second operand 15 states. [2018-10-22 16:00:33,740 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:33,740 INFO L93 Difference]: Finished difference Result 57 states and 57 transitions. [2018-10-22 16:00:33,741 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 14 states. [2018-10-22 16:00:33,741 INFO L78 Accepts]: Start accepts. Automaton has 15 states. Word has length 46 [2018-10-22 16:00:33,741 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:33,742 INFO L225 Difference]: With dead ends: 57 [2018-10-22 16:00:33,743 INFO L226 Difference]: Without dead ends: 51 [2018-10-22 16:00:33,744 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 196 GetRequests, 171 SyntacticMatches, 0 SemanticMatches, 25 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 44 ImplicationChecksByTransitivity, 0.5s TimeCoverageRelationStatistics Valid=351, Invalid=351, Unknown=0, NotChecked=0, Total=702 [2018-10-22 16:00:33,744 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 51 states. [2018-10-22 16:00:33,747 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 51 to 50. [2018-10-22 16:00:33,748 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 50 states. [2018-10-22 16:00:33,748 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 50 states to 50 states and 50 transitions. [2018-10-22 16:00:33,749 INFO L78 Accepts]: Start accepts. Automaton has 50 states and 50 transitions. Word has length 46 [2018-10-22 16:00:33,749 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:33,749 INFO L481 AbstractCegarLoop]: Abstraction has 50 states and 50 transitions. [2018-10-22 16:00:33,749 INFO L482 AbstractCegarLoop]: Interpolant automaton has 15 states. [2018-10-22 16:00:33,749 INFO L276 IsEmpty]: Start isEmpty. Operand 50 states and 50 transitions. [2018-10-22 16:00:33,750 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 50 [2018-10-22 16:00:33,750 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:33,750 INFO L375 BasicCegarLoop]: trace histogram [13, 12, 12, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:33,750 INFO L424 AbstractCegarLoop]: === Iteration 14 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:33,751 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:33,751 INFO L82 PathProgramCache]: Analyzing trace with hash 1056033379, now seen corresponding path program 12 times [2018-10-22 16:00:33,751 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:33,752 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:33,752 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:33,752 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:33,752 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:33,781 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:34,140 INFO L134 CoverageAnalysis]: Checked inductivity of 222 backedges. 0 proven. 222 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:34,140 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:34,140 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:34,140 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:34,140 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:34,141 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:34,141 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 24 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 24 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:34,148 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:00:34,149 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:00:34,442 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 13 check-sat command(s) [2018-10-22 16:00:34,443 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:34,446 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:34,469 INFO L134 CoverageAnalysis]: Checked inductivity of 222 backedges. 0 proven. 222 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:34,469 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:34,831 INFO L134 CoverageAnalysis]: Checked inductivity of 222 backedges. 0 proven. 222 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:34,852 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:34,852 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 25 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 25 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:34,879 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:00:34,879 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:00:35,870 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 13 check-sat command(s) [2018-10-22 16:00:35,870 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:35,879 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:35,888 INFO L134 CoverageAnalysis]: Checked inductivity of 222 backedges. 0 proven. 222 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:35,889 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:35,931 INFO L134 CoverageAnalysis]: Checked inductivity of 222 backedges. 0 proven. 222 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:35,933 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:35,934 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [15, 15, 15, 15, 15] total 29 [2018-10-22 16:00:35,934 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:35,934 INFO L460 AbstractCegarLoop]: Interpolant automaton has 16 states [2018-10-22 16:00:35,934 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants. [2018-10-22 16:00:35,935 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=406, Invalid=406, Unknown=0, NotChecked=0, Total=812 [2018-10-22 16:00:35,935 INFO L87 Difference]: Start difference. First operand 50 states and 50 transitions. Second operand 16 states. [2018-10-22 16:00:36,035 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:36,035 INFO L93 Difference]: Finished difference Result 60 states and 60 transitions. [2018-10-22 16:00:36,036 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. [2018-10-22 16:00:36,036 INFO L78 Accepts]: Start accepts. Automaton has 16 states. Word has length 49 [2018-10-22 16:00:36,037 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:36,037 INFO L225 Difference]: With dead ends: 60 [2018-10-22 16:00:36,037 INFO L226 Difference]: Without dead ends: 54 [2018-10-22 16:00:36,038 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 209 GetRequests, 182 SyntacticMatches, 0 SemanticMatches, 27 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 48 ImplicationChecksByTransitivity, 0.6s TimeCoverageRelationStatistics Valid=406, Invalid=406, Unknown=0, NotChecked=0, Total=812 [2018-10-22 16:00:36,038 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 54 states. [2018-10-22 16:00:36,041 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 54 to 53. [2018-10-22 16:00:36,041 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 53 states. [2018-10-22 16:00:36,042 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 53 states to 53 states and 53 transitions. [2018-10-22 16:00:36,042 INFO L78 Accepts]: Start accepts. Automaton has 53 states and 53 transitions. Word has length 49 [2018-10-22 16:00:36,042 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:36,042 INFO L481 AbstractCegarLoop]: Abstraction has 53 states and 53 transitions. [2018-10-22 16:00:36,042 INFO L482 AbstractCegarLoop]: Interpolant automaton has 16 states. [2018-10-22 16:00:36,043 INFO L276 IsEmpty]: Start isEmpty. Operand 53 states and 53 transitions. [2018-10-22 16:00:36,048 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 53 [2018-10-22 16:00:36,049 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:36,049 INFO L375 BasicCegarLoop]: trace histogram [14, 13, 13, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:36,049 INFO L424 AbstractCegarLoop]: === Iteration 15 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:36,049 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:36,050 INFO L82 PathProgramCache]: Analyzing trace with hash 748702938, now seen corresponding path program 13 times [2018-10-22 16:00:36,050 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:36,050 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:36,050 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:36,051 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:36,051 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:36,064 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:36,385 INFO L134 CoverageAnalysis]: Checked inductivity of 260 backedges. 0 proven. 260 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:36,385 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:36,386 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:36,386 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:36,386 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:36,386 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:36,386 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 26 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 26 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:36,394 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:36,394 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:00:36,457 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:36,460 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:36,525 INFO L134 CoverageAnalysis]: Checked inductivity of 260 backedges. 0 proven. 260 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:36,525 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:36,894 INFO L134 CoverageAnalysis]: Checked inductivity of 260 backedges. 0 proven. 260 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:36,919 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:36,919 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 27 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 27 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:36,936 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:36,937 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:00:37,062 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:37,069 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:37,077 INFO L134 CoverageAnalysis]: Checked inductivity of 260 backedges. 0 proven. 260 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:37,077 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:37,121 INFO L134 CoverageAnalysis]: Checked inductivity of 260 backedges. 0 proven. 260 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:37,123 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:37,123 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [16, 16, 16, 16, 16] total 31 [2018-10-22 16:00:37,123 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:37,124 INFO L460 AbstractCegarLoop]: Interpolant automaton has 17 states [2018-10-22 16:00:37,124 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 17 interpolants. [2018-10-22 16:00:37,124 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=465, Invalid=465, Unknown=0, NotChecked=0, Total=930 [2018-10-22 16:00:37,125 INFO L87 Difference]: Start difference. First operand 53 states and 53 transitions. Second operand 17 states. [2018-10-22 16:00:37,281 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:37,281 INFO L93 Difference]: Finished difference Result 63 states and 63 transitions. [2018-10-22 16:00:37,284 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 16 states. [2018-10-22 16:00:37,284 INFO L78 Accepts]: Start accepts. Automaton has 17 states. Word has length 52 [2018-10-22 16:00:37,284 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:37,285 INFO L225 Difference]: With dead ends: 63 [2018-10-22 16:00:37,285 INFO L226 Difference]: Without dead ends: 57 [2018-10-22 16:00:37,285 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 222 GetRequests, 193 SyntacticMatches, 0 SemanticMatches, 29 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 52 ImplicationChecksByTransitivity, 0.7s TimeCoverageRelationStatistics Valid=465, Invalid=465, Unknown=0, NotChecked=0, Total=930 [2018-10-22 16:00:37,286 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 57 states. [2018-10-22 16:00:37,290 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 57 to 56. [2018-10-22 16:00:37,290 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 56 states. [2018-10-22 16:00:37,291 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 56 states to 56 states and 56 transitions. [2018-10-22 16:00:37,291 INFO L78 Accepts]: Start accepts. Automaton has 56 states and 56 transitions. Word has length 52 [2018-10-22 16:00:37,291 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:37,291 INFO L481 AbstractCegarLoop]: Abstraction has 56 states and 56 transitions. [2018-10-22 16:00:37,291 INFO L482 AbstractCegarLoop]: Interpolant automaton has 17 states. [2018-10-22 16:00:37,292 INFO L276 IsEmpty]: Start isEmpty. Operand 56 states and 56 transitions. [2018-10-22 16:00:37,292 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 56 [2018-10-22 16:00:37,292 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:37,293 INFO L375 BasicCegarLoop]: trace histogram [15, 14, 14, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:37,293 INFO L424 AbstractCegarLoop]: === Iteration 16 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:37,293 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:37,293 INFO L82 PathProgramCache]: Analyzing trace with hash 1937810179, now seen corresponding path program 14 times [2018-10-22 16:00:37,293 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:37,294 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:37,294 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:37,294 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:37,295 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:37,308 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:37,532 INFO L134 CoverageAnalysis]: Checked inductivity of 301 backedges. 0 proven. 301 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:37,532 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:37,532 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:37,533 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:37,533 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:37,533 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:37,533 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 28 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 28 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:37,542 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:00:37,543 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:37,605 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:00:37,605 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:37,607 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:37,631 INFO L134 CoverageAnalysis]: Checked inductivity of 301 backedges. 0 proven. 301 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:37,631 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:37,956 INFO L134 CoverageAnalysis]: Checked inductivity of 301 backedges. 0 proven. 301 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:37,977 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:37,978 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 29 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 29 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:37,993 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:00:37,993 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:38,147 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:00:38,147 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:38,154 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:38,162 INFO L134 CoverageAnalysis]: Checked inductivity of 301 backedges. 0 proven. 301 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:38,162 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:38,180 INFO L134 CoverageAnalysis]: Checked inductivity of 301 backedges. 0 proven. 301 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:38,182 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:38,182 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [17, 17, 17, 17, 17] total 33 [2018-10-22 16:00:38,182 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:38,182 INFO L460 AbstractCegarLoop]: Interpolant automaton has 18 states [2018-10-22 16:00:38,182 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 18 interpolants. [2018-10-22 16:00:38,183 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=528, Invalid=528, Unknown=0, NotChecked=0, Total=1056 [2018-10-22 16:00:38,183 INFO L87 Difference]: Start difference. First operand 56 states and 56 transitions. Second operand 18 states. [2018-10-22 16:00:38,275 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:38,275 INFO L93 Difference]: Finished difference Result 66 states and 66 transitions. [2018-10-22 16:00:38,275 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 17 states. [2018-10-22 16:00:38,275 INFO L78 Accepts]: Start accepts. Automaton has 18 states. Word has length 55 [2018-10-22 16:00:38,276 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:38,276 INFO L225 Difference]: With dead ends: 66 [2018-10-22 16:00:38,276 INFO L226 Difference]: Without dead ends: 60 [2018-10-22 16:00:38,277 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 235 GetRequests, 204 SyntacticMatches, 0 SemanticMatches, 31 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 56 ImplicationChecksByTransitivity, 0.5s TimeCoverageRelationStatistics Valid=528, Invalid=528, Unknown=0, NotChecked=0, Total=1056 [2018-10-22 16:00:38,278 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 60 states. [2018-10-22 16:00:38,281 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 60 to 59. [2018-10-22 16:00:38,282 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 59 states. [2018-10-22 16:00:38,282 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 59 states to 59 states and 59 transitions. [2018-10-22 16:00:38,283 INFO L78 Accepts]: Start accepts. Automaton has 59 states and 59 transitions. Word has length 55 [2018-10-22 16:00:38,283 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:38,283 INFO L481 AbstractCegarLoop]: Abstraction has 59 states and 59 transitions. [2018-10-22 16:00:38,283 INFO L482 AbstractCegarLoop]: Interpolant automaton has 18 states. [2018-10-22 16:00:38,283 INFO L276 IsEmpty]: Start isEmpty. Operand 59 states and 59 transitions. [2018-10-22 16:00:38,284 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 59 [2018-10-22 16:00:38,284 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:38,285 INFO L375 BasicCegarLoop]: trace histogram [16, 15, 15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:38,285 INFO L424 AbstractCegarLoop]: === Iteration 17 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:38,285 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:38,285 INFO L82 PathProgramCache]: Analyzing trace with hash 1741369402, now seen corresponding path program 15 times [2018-10-22 16:00:38,285 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:38,286 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:38,286 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:38,286 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:38,286 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:38,301 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:38,555 INFO L134 CoverageAnalysis]: Checked inductivity of 345 backedges. 0 proven. 345 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:38,555 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:38,555 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:38,555 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:38,555 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:38,555 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:38,556 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 30 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 30 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:38,563 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:00:38,563 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:00:38,976 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 16 check-sat command(s) [2018-10-22 16:00:38,977 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:38,979 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:38,997 INFO L134 CoverageAnalysis]: Checked inductivity of 345 backedges. 0 proven. 345 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:38,998 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:39,711 INFO L134 CoverageAnalysis]: Checked inductivity of 345 backedges. 0 proven. 345 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:39,734 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:39,734 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 31 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 31 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:39,751 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:00:39,751 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:00:41,547 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 16 check-sat command(s) [2018-10-22 16:00:41,547 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:41,554 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:41,561 INFO L134 CoverageAnalysis]: Checked inductivity of 345 backedges. 0 proven. 345 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:41,562 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:41,596 INFO L134 CoverageAnalysis]: Checked inductivity of 345 backedges. 0 proven. 345 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:41,598 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:41,598 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [18, 18, 18, 18, 18] total 35 [2018-10-22 16:00:41,598 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:41,598 INFO L460 AbstractCegarLoop]: Interpolant automaton has 19 states [2018-10-22 16:00:41,599 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 19 interpolants. [2018-10-22 16:00:41,599 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=595, Invalid=595, Unknown=0, NotChecked=0, Total=1190 [2018-10-22 16:00:41,600 INFO L87 Difference]: Start difference. First operand 59 states and 59 transitions. Second operand 19 states. [2018-10-22 16:00:41,748 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:41,748 INFO L93 Difference]: Finished difference Result 69 states and 69 transitions. [2018-10-22 16:00:41,749 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 18 states. [2018-10-22 16:00:41,749 INFO L78 Accepts]: Start accepts. Automaton has 19 states. Word has length 58 [2018-10-22 16:00:41,749 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:41,750 INFO L225 Difference]: With dead ends: 69 [2018-10-22 16:00:41,750 INFO L226 Difference]: Without dead ends: 63 [2018-10-22 16:00:41,751 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 248 GetRequests, 215 SyntacticMatches, 0 SemanticMatches, 33 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 60 ImplicationChecksByTransitivity, 0.9s TimeCoverageRelationStatistics Valid=595, Invalid=595, Unknown=0, NotChecked=0, Total=1190 [2018-10-22 16:00:41,751 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 63 states. [2018-10-22 16:00:41,755 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 63 to 62. [2018-10-22 16:00:41,756 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 62 states. [2018-10-22 16:00:41,756 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 62 states to 62 states and 62 transitions. [2018-10-22 16:00:41,756 INFO L78 Accepts]: Start accepts. Automaton has 62 states and 62 transitions. Word has length 58 [2018-10-22 16:00:41,756 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:41,757 INFO L481 AbstractCegarLoop]: Abstraction has 62 states and 62 transitions. [2018-10-22 16:00:41,757 INFO L482 AbstractCegarLoop]: Interpolant automaton has 19 states. [2018-10-22 16:00:41,757 INFO L276 IsEmpty]: Start isEmpty. Operand 62 states and 62 transitions. [2018-10-22 16:00:41,759 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 62 [2018-10-22 16:00:41,759 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:41,759 INFO L375 BasicCegarLoop]: trace histogram [17, 16, 16, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:41,759 INFO L424 AbstractCegarLoop]: === Iteration 18 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:41,760 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:41,760 INFO L82 PathProgramCache]: Analyzing trace with hash -680361053, now seen corresponding path program 16 times [2018-10-22 16:00:41,760 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:41,760 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:41,761 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:41,761 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:41,761 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:41,777 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:42,243 INFO L134 CoverageAnalysis]: Checked inductivity of 392 backedges. 0 proven. 392 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:42,244 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:42,244 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:42,244 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:42,244 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:42,244 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:42,244 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 32 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 32 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:42,252 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:00:42,252 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:00:42,318 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:00:42,318 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:42,321 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:42,338 INFO L134 CoverageAnalysis]: Checked inductivity of 392 backedges. 0 proven. 392 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:42,339 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:43,160 INFO L134 CoverageAnalysis]: Checked inductivity of 392 backedges. 0 proven. 392 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:43,181 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:43,182 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 33 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 33 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:43,197 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:00:43,197 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:00:43,365 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:00:43,365 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:43,375 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:43,388 INFO L134 CoverageAnalysis]: Checked inductivity of 392 backedges. 0 proven. 392 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:43,388 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:43,412 INFO L134 CoverageAnalysis]: Checked inductivity of 392 backedges. 0 proven. 392 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:43,414 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:43,414 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [19, 19, 19, 19, 19] total 37 [2018-10-22 16:00:43,414 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:43,415 INFO L460 AbstractCegarLoop]: Interpolant automaton has 20 states [2018-10-22 16:00:43,416 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 20 interpolants. [2018-10-22 16:00:43,417 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=666, Invalid=666, Unknown=0, NotChecked=0, Total=1332 [2018-10-22 16:00:43,417 INFO L87 Difference]: Start difference. First operand 62 states and 62 transitions. Second operand 20 states. [2018-10-22 16:00:43,538 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:43,539 INFO L93 Difference]: Finished difference Result 72 states and 72 transitions. [2018-10-22 16:00:43,539 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. [2018-10-22 16:00:43,539 INFO L78 Accepts]: Start accepts. Automaton has 20 states. Word has length 61 [2018-10-22 16:00:43,540 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:43,540 INFO L225 Difference]: With dead ends: 72 [2018-10-22 16:00:43,540 INFO L226 Difference]: Without dead ends: 66 [2018-10-22 16:00:43,542 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 261 GetRequests, 226 SyntacticMatches, 0 SemanticMatches, 35 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 64 ImplicationChecksByTransitivity, 1.2s TimeCoverageRelationStatistics Valid=666, Invalid=666, Unknown=0, NotChecked=0, Total=1332 [2018-10-22 16:00:43,542 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 66 states. [2018-10-22 16:00:43,547 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 66 to 65. [2018-10-22 16:00:43,547 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 65 states. [2018-10-22 16:00:43,548 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 65 states to 65 states and 65 transitions. [2018-10-22 16:00:43,548 INFO L78 Accepts]: Start accepts. Automaton has 65 states and 65 transitions. Word has length 61 [2018-10-22 16:00:43,549 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:43,549 INFO L481 AbstractCegarLoop]: Abstraction has 65 states and 65 transitions. [2018-10-22 16:00:43,549 INFO L482 AbstractCegarLoop]: Interpolant automaton has 20 states. [2018-10-22 16:00:43,549 INFO L276 IsEmpty]: Start isEmpty. Operand 65 states and 65 transitions. [2018-10-22 16:00:43,550 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 65 [2018-10-22 16:00:43,550 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:43,550 INFO L375 BasicCegarLoop]: trace histogram [18, 17, 17, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:43,550 INFO L424 AbstractCegarLoop]: === Iteration 19 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:43,551 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:43,551 INFO L82 PathProgramCache]: Analyzing trace with hash 408292250, now seen corresponding path program 17 times [2018-10-22 16:00:43,551 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:43,552 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:43,552 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:43,552 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:43,552 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:43,571 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:43,865 INFO L134 CoverageAnalysis]: Checked inductivity of 442 backedges. 0 proven. 442 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:43,865 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:43,865 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:43,865 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:43,865 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:43,866 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:43,866 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 34 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 34 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:43,891 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:00:43,891 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:44,126 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 18 check-sat command(s) [2018-10-22 16:00:44,126 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:44,130 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:44,161 INFO L134 CoverageAnalysis]: Checked inductivity of 442 backedges. 0 proven. 442 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:44,161 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:44,553 INFO L134 CoverageAnalysis]: Checked inductivity of 442 backedges. 0 proven. 442 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:44,574 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:44,574 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 35 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 35 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:44,591 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:00:44,592 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:48,897 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 18 check-sat command(s) [2018-10-22 16:00:48,897 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:48,908 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:48,917 INFO L134 CoverageAnalysis]: Checked inductivity of 442 backedges. 0 proven. 442 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:48,917 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:48,979 INFO L134 CoverageAnalysis]: Checked inductivity of 442 backedges. 0 proven. 442 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:48,982 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:48,983 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [20, 20, 20, 20, 20] total 39 [2018-10-22 16:00:48,983 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:48,983 INFO L460 AbstractCegarLoop]: Interpolant automaton has 21 states [2018-10-22 16:00:48,984 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 21 interpolants. [2018-10-22 16:00:48,984 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=741, Invalid=741, Unknown=0, NotChecked=0, Total=1482 [2018-10-22 16:00:48,985 INFO L87 Difference]: Start difference. First operand 65 states and 65 transitions. Second operand 21 states. [2018-10-22 16:00:49,558 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:49,558 INFO L93 Difference]: Finished difference Result 75 states and 75 transitions. [2018-10-22 16:00:49,559 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 20 states. [2018-10-22 16:00:49,559 INFO L78 Accepts]: Start accepts. Automaton has 21 states. Word has length 64 [2018-10-22 16:00:49,559 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:49,560 INFO L225 Difference]: With dead ends: 75 [2018-10-22 16:00:49,560 INFO L226 Difference]: Without dead ends: 69 [2018-10-22 16:00:49,561 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 274 GetRequests, 237 SyntacticMatches, 0 SemanticMatches, 37 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 68 ImplicationChecksByTransitivity, 0.6s TimeCoverageRelationStatistics Valid=741, Invalid=741, Unknown=0, NotChecked=0, Total=1482 [2018-10-22 16:00:49,562 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 69 states. [2018-10-22 16:00:49,566 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 69 to 68. [2018-10-22 16:00:49,566 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 68 states. [2018-10-22 16:00:49,567 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 68 states to 68 states and 68 transitions. [2018-10-22 16:00:49,567 INFO L78 Accepts]: Start accepts. Automaton has 68 states and 68 transitions. Word has length 64 [2018-10-22 16:00:49,567 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:49,567 INFO L481 AbstractCegarLoop]: Abstraction has 68 states and 68 transitions. [2018-10-22 16:00:49,567 INFO L482 AbstractCegarLoop]: Interpolant automaton has 21 states. [2018-10-22 16:00:49,567 INFO L276 IsEmpty]: Start isEmpty. Operand 68 states and 68 transitions. [2018-10-22 16:00:49,568 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 68 [2018-10-22 16:00:49,568 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:49,569 INFO L375 BasicCegarLoop]: trace histogram [19, 18, 18, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:49,569 INFO L424 AbstractCegarLoop]: === Iteration 20 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:49,569 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:49,569 INFO L82 PathProgramCache]: Analyzing trace with hash 1180789827, now seen corresponding path program 18 times [2018-10-22 16:00:49,569 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:49,570 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:49,570 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:49,571 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:49,571 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:49,587 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:50,294 INFO L134 CoverageAnalysis]: Checked inductivity of 495 backedges. 0 proven. 495 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:50,294 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:50,294 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:50,294 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:50,294 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:50,294 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:50,294 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 36 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 36 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:50,302 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:00:50,303 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:00:51,247 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 19 check-sat command(s) [2018-10-22 16:00:51,247 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:51,252 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:51,271 INFO L134 CoverageAnalysis]: Checked inductivity of 495 backedges. 0 proven. 495 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:51,271 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:52,121 INFO L134 CoverageAnalysis]: Checked inductivity of 495 backedges. 0 proven. 495 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:52,143 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:52,143 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 37 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 37 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:52,158 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:00:52,158 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:00:54,849 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 19 check-sat command(s) [2018-10-22 16:00:54,849 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:54,858 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:54,868 INFO L134 CoverageAnalysis]: Checked inductivity of 495 backedges. 0 proven. 495 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:54,868 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:54,926 INFO L134 CoverageAnalysis]: Checked inductivity of 495 backedges. 0 proven. 495 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:54,929 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:54,929 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [21, 21, 21, 21, 21] total 41 [2018-10-22 16:00:54,929 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:54,930 INFO L460 AbstractCegarLoop]: Interpolant automaton has 22 states [2018-10-22 16:00:54,930 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 22 interpolants. [2018-10-22 16:00:54,932 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=820, Invalid=820, Unknown=0, NotChecked=0, Total=1640 [2018-10-22 16:00:54,932 INFO L87 Difference]: Start difference. First operand 68 states and 68 transitions. Second operand 22 states. [2018-10-22 16:00:55,055 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:55,055 INFO L93 Difference]: Finished difference Result 78 states and 78 transitions. [2018-10-22 16:00:55,056 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 21 states. [2018-10-22 16:00:55,056 INFO L78 Accepts]: Start accepts. Automaton has 22 states. Word has length 67 [2018-10-22 16:00:55,056 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:55,057 INFO L225 Difference]: With dead ends: 78 [2018-10-22 16:00:55,057 INFO L226 Difference]: Without dead ends: 72 [2018-10-22 16:00:55,058 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 287 GetRequests, 248 SyntacticMatches, 0 SemanticMatches, 39 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 72 ImplicationChecksByTransitivity, 1.5s TimeCoverageRelationStatistics Valid=820, Invalid=820, Unknown=0, NotChecked=0, Total=1640 [2018-10-22 16:00:55,058 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 72 states. [2018-10-22 16:00:55,061 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 72 to 71. [2018-10-22 16:00:55,061 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 71 states. [2018-10-22 16:00:55,062 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 71 states to 71 states and 71 transitions. [2018-10-22 16:00:55,062 INFO L78 Accepts]: Start accepts. Automaton has 71 states and 71 transitions. Word has length 67 [2018-10-22 16:00:55,062 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:55,062 INFO L481 AbstractCegarLoop]: Abstraction has 71 states and 71 transitions. [2018-10-22 16:00:55,062 INFO L482 AbstractCegarLoop]: Interpolant automaton has 22 states. [2018-10-22 16:00:55,062 INFO L276 IsEmpty]: Start isEmpty. Operand 71 states and 71 transitions. [2018-10-22 16:00:55,063 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 71 [2018-10-22 16:00:55,063 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:55,063 INFO L375 BasicCegarLoop]: trace histogram [20, 19, 19, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:55,063 INFO L424 AbstractCegarLoop]: === Iteration 21 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:55,063 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:55,063 INFO L82 PathProgramCache]: Analyzing trace with hash -2073633030, now seen corresponding path program 19 times [2018-10-22 16:00:55,063 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:55,064 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:55,064 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:55,064 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:55,064 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:55,081 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:55,356 INFO L134 CoverageAnalysis]: Checked inductivity of 551 backedges. 0 proven. 551 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:55,356 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:55,356 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:55,356 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:55,356 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:55,357 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:55,357 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 38 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 38 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:55,365 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:55,366 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:00:55,444 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:55,447 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:55,463 INFO L134 CoverageAnalysis]: Checked inductivity of 551 backedges. 0 proven. 551 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:55,463 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:55,940 INFO L134 CoverageAnalysis]: Checked inductivity of 551 backedges. 0 proven. 551 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:55,960 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:55,960 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 39 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 39 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:55,977 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:55,977 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:00:56,143 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:56,151 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:56,159 INFO L134 CoverageAnalysis]: Checked inductivity of 551 backedges. 0 proven. 551 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:56,159 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:56,215 INFO L134 CoverageAnalysis]: Checked inductivity of 551 backedges. 0 proven. 551 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:56,217 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:56,218 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [22, 22, 22, 22, 22] total 43 [2018-10-22 16:00:56,218 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:56,218 INFO L460 AbstractCegarLoop]: Interpolant automaton has 23 states [2018-10-22 16:00:56,218 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 23 interpolants. [2018-10-22 16:00:56,219 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=903, Invalid=903, Unknown=0, NotChecked=0, Total=1806 [2018-10-22 16:00:56,219 INFO L87 Difference]: Start difference. First operand 71 states and 71 transitions. Second operand 23 states. [2018-10-22 16:00:56,318 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:56,318 INFO L93 Difference]: Finished difference Result 81 states and 81 transitions. [2018-10-22 16:00:56,318 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 22 states. [2018-10-22 16:00:56,319 INFO L78 Accepts]: Start accepts. Automaton has 23 states. Word has length 70 [2018-10-22 16:00:56,319 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:56,320 INFO L225 Difference]: With dead ends: 81 [2018-10-22 16:00:56,320 INFO L226 Difference]: Without dead ends: 75 [2018-10-22 16:00:56,321 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 300 GetRequests, 259 SyntacticMatches, 0 SemanticMatches, 41 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 76 ImplicationChecksByTransitivity, 0.7s TimeCoverageRelationStatistics Valid=903, Invalid=903, Unknown=0, NotChecked=0, Total=1806 [2018-10-22 16:00:56,321 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 75 states. [2018-10-22 16:00:56,323 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 75 to 74. [2018-10-22 16:00:56,323 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 74 states. [2018-10-22 16:00:56,326 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 74 states to 74 states and 74 transitions. [2018-10-22 16:00:56,326 INFO L78 Accepts]: Start accepts. Automaton has 74 states and 74 transitions. Word has length 70 [2018-10-22 16:00:56,326 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:56,327 INFO L481 AbstractCegarLoop]: Abstraction has 74 states and 74 transitions. [2018-10-22 16:00:56,327 INFO L482 AbstractCegarLoop]: Interpolant automaton has 23 states. [2018-10-22 16:00:56,327 INFO L276 IsEmpty]: Start isEmpty. Operand 74 states and 74 transitions. [2018-10-22 16:00:56,327 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 74 [2018-10-22 16:00:56,328 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:56,328 INFO L375 BasicCegarLoop]: trace histogram [21, 20, 20, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:56,328 INFO L424 AbstractCegarLoop]: === Iteration 22 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:56,328 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:56,328 INFO L82 PathProgramCache]: Analyzing trace with hash 6773987, now seen corresponding path program 20 times [2018-10-22 16:00:56,328 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:56,329 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:56,329 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:00:56,329 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:56,329 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:56,348 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:56,924 INFO L134 CoverageAnalysis]: Checked inductivity of 610 backedges. 0 proven. 610 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:56,924 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:56,924 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:56,924 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:56,925 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:56,925 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:56,925 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 40 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 40 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:56,933 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:00:56,933 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:57,011 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:00:57,011 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:57,014 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:57,116 INFO L134 CoverageAnalysis]: Checked inductivity of 610 backedges. 0 proven. 610 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:57,116 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:58,290 INFO L134 CoverageAnalysis]: Checked inductivity of 610 backedges. 0 proven. 610 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:58,312 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:58,312 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 41 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 41 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:00:58,327 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:00:58,327 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:00:58,524 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:00:58,524 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:00:58,532 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:00:58,544 INFO L134 CoverageAnalysis]: Checked inductivity of 610 backedges. 0 proven. 610 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:58,544 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:00:58,589 INFO L134 CoverageAnalysis]: Checked inductivity of 610 backedges. 0 proven. 610 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:58,591 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:00:58,591 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [23, 23, 23, 23, 23] total 45 [2018-10-22 16:00:58,591 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:00:58,591 INFO L460 AbstractCegarLoop]: Interpolant automaton has 24 states [2018-10-22 16:00:58,592 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 24 interpolants. [2018-10-22 16:00:58,592 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=990, Invalid=990, Unknown=0, NotChecked=0, Total=1980 [2018-10-22 16:00:58,592 INFO L87 Difference]: Start difference. First operand 74 states and 74 transitions. Second operand 24 states. [2018-10-22 16:00:58,688 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:00:58,688 INFO L93 Difference]: Finished difference Result 84 states and 84 transitions. [2018-10-22 16:00:58,690 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 23 states. [2018-10-22 16:00:58,691 INFO L78 Accepts]: Start accepts. Automaton has 24 states. Word has length 73 [2018-10-22 16:00:58,691 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:00:58,692 INFO L225 Difference]: With dead ends: 84 [2018-10-22 16:00:58,692 INFO L226 Difference]: Without dead ends: 78 [2018-10-22 16:00:58,693 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 313 GetRequests, 270 SyntacticMatches, 0 SemanticMatches, 43 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 80 ImplicationChecksByTransitivity, 1.7s TimeCoverageRelationStatistics Valid=990, Invalid=990, Unknown=0, NotChecked=0, Total=1980 [2018-10-22 16:00:58,693 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 78 states. [2018-10-22 16:00:58,695 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 78 to 77. [2018-10-22 16:00:58,695 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 77 states. [2018-10-22 16:00:58,696 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 77 states to 77 states and 77 transitions. [2018-10-22 16:00:58,696 INFO L78 Accepts]: Start accepts. Automaton has 77 states and 77 transitions. Word has length 73 [2018-10-22 16:00:58,696 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:00:58,696 INFO L481 AbstractCegarLoop]: Abstraction has 77 states and 77 transitions. [2018-10-22 16:00:58,697 INFO L482 AbstractCegarLoop]: Interpolant automaton has 24 states. [2018-10-22 16:00:58,697 INFO L276 IsEmpty]: Start isEmpty. Operand 77 states and 77 transitions. [2018-10-22 16:00:58,697 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 77 [2018-10-22 16:00:58,697 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:00:58,697 INFO L375 BasicCegarLoop]: trace histogram [22, 21, 21, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:00:58,697 INFO L424 AbstractCegarLoop]: === Iteration 23 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:00:58,698 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:00:58,698 INFO L82 PathProgramCache]: Analyzing trace with hash 1034136154, now seen corresponding path program 21 times [2018-10-22 16:00:58,698 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:00:58,698 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:58,699 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:00:58,699 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:00:58,699 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:00:58,715 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:00:59,468 INFO L134 CoverageAnalysis]: Checked inductivity of 672 backedges. 0 proven. 672 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:00:59,469 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:59,469 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:00:59,469 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:00:59,469 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:00:59,469 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:00:59,469 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 42 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 42 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:00:59,477 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:00:59,477 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:01:00,266 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 22 check-sat command(s) [2018-10-22 16:01:00,266 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:00,271 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:00,291 INFO L134 CoverageAnalysis]: Checked inductivity of 672 backedges. 0 proven. 672 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:00,292 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:00,838 INFO L134 CoverageAnalysis]: Checked inductivity of 672 backedges. 0 proven. 672 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:00,859 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:00,859 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 43 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 43 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:01:00,874 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:01:00,875 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:01:05,236 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 22 check-sat command(s) [2018-10-22 16:01:05,237 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:05,245 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:05,253 INFO L134 CoverageAnalysis]: Checked inductivity of 672 backedges. 0 proven. 672 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:05,253 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:05,281 INFO L134 CoverageAnalysis]: Checked inductivity of 672 backedges. 0 proven. 672 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:05,283 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:01:05,283 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [24, 24, 24, 24, 24] total 47 [2018-10-22 16:01:05,283 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:01:05,283 INFO L460 AbstractCegarLoop]: Interpolant automaton has 25 states [2018-10-22 16:01:05,283 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 25 interpolants. [2018-10-22 16:01:05,284 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1081, Invalid=1081, Unknown=0, NotChecked=0, Total=2162 [2018-10-22 16:01:05,284 INFO L87 Difference]: Start difference. First operand 77 states and 77 transitions. Second operand 25 states. [2018-10-22 16:01:05,419 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:01:05,420 INFO L93 Difference]: Finished difference Result 87 states and 87 transitions. [2018-10-22 16:01:05,421 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 24 states. [2018-10-22 16:01:05,421 INFO L78 Accepts]: Start accepts. Automaton has 25 states. Word has length 76 [2018-10-22 16:01:05,421 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:01:05,422 INFO L225 Difference]: With dead ends: 87 [2018-10-22 16:01:05,422 INFO L226 Difference]: Without dead ends: 81 [2018-10-22 16:01:05,423 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 326 GetRequests, 281 SyntacticMatches, 0 SemanticMatches, 45 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 84 ImplicationChecksByTransitivity, 1.2s TimeCoverageRelationStatistics Valid=1081, Invalid=1081, Unknown=0, NotChecked=0, Total=2162 [2018-10-22 16:01:05,423 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 81 states. [2018-10-22 16:01:05,425 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 81 to 80. [2018-10-22 16:01:05,425 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 80 states. [2018-10-22 16:01:05,425 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 80 states to 80 states and 80 transitions. [2018-10-22 16:01:05,425 INFO L78 Accepts]: Start accepts. Automaton has 80 states and 80 transitions. Word has length 76 [2018-10-22 16:01:05,426 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:01:05,426 INFO L481 AbstractCegarLoop]: Abstraction has 80 states and 80 transitions. [2018-10-22 16:01:05,426 INFO L482 AbstractCegarLoop]: Interpolant automaton has 25 states. [2018-10-22 16:01:05,426 INFO L276 IsEmpty]: Start isEmpty. Operand 80 states and 80 transitions. [2018-10-22 16:01:05,427 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 80 [2018-10-22 16:01:05,427 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:01:05,427 INFO L375 BasicCegarLoop]: trace histogram [23, 22, 22, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:01:05,427 INFO L424 AbstractCegarLoop]: === Iteration 24 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:01:05,427 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:01:05,427 INFO L82 PathProgramCache]: Analyzing trace with hash 1243501955, now seen corresponding path program 22 times [2018-10-22 16:01:05,428 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:01:05,428 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:05,428 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:01:05,428 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:05,429 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:01:05,444 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:01:05,738 INFO L134 CoverageAnalysis]: Checked inductivity of 737 backedges. 0 proven. 737 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:05,738 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:05,738 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:01:05,738 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:01:05,739 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:01:05,739 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:05,739 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 44 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 44 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:01:05,746 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:01:05,746 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:01:05,835 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:01:05,835 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:05,841 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:05,946 INFO L134 CoverageAnalysis]: Checked inductivity of 737 backedges. 0 proven. 737 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:05,946 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:06,511 INFO L134 CoverageAnalysis]: Checked inductivity of 737 backedges. 0 proven. 737 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:06,531 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:06,531 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 45 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 45 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:01:06,549 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:01:06,549 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:01:06,745 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:01:06,745 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:06,753 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:06,766 INFO L134 CoverageAnalysis]: Checked inductivity of 737 backedges. 0 proven. 737 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:06,766 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:06,830 INFO L134 CoverageAnalysis]: Checked inductivity of 737 backedges. 0 proven. 737 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:06,834 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:01:06,834 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [25, 25, 25, 25, 25] total 49 [2018-10-22 16:01:06,834 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:01:06,835 INFO L460 AbstractCegarLoop]: Interpolant automaton has 26 states [2018-10-22 16:01:06,835 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 26 interpolants. [2018-10-22 16:01:06,836 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1176, Invalid=1176, Unknown=0, NotChecked=0, Total=2352 [2018-10-22 16:01:06,836 INFO L87 Difference]: Start difference. First operand 80 states and 80 transitions. Second operand 26 states. [2018-10-22 16:01:07,002 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:01:07,002 INFO L93 Difference]: Finished difference Result 90 states and 90 transitions. [2018-10-22 16:01:07,003 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 25 states. [2018-10-22 16:01:07,003 INFO L78 Accepts]: Start accepts. Automaton has 26 states. Word has length 79 [2018-10-22 16:01:07,003 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:01:07,004 INFO L225 Difference]: With dead ends: 90 [2018-10-22 16:01:07,004 INFO L226 Difference]: Without dead ends: 84 [2018-10-22 16:01:07,005 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 339 GetRequests, 292 SyntacticMatches, 0 SemanticMatches, 47 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 88 ImplicationChecksByTransitivity, 0.9s TimeCoverageRelationStatistics Valid=1176, Invalid=1176, Unknown=0, NotChecked=0, Total=2352 [2018-10-22 16:01:07,006 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 84 states. [2018-10-22 16:01:07,008 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 84 to 83. [2018-10-22 16:01:07,008 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 83 states. [2018-10-22 16:01:07,008 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 83 states to 83 states and 83 transitions. [2018-10-22 16:01:07,009 INFO L78 Accepts]: Start accepts. Automaton has 83 states and 83 transitions. Word has length 79 [2018-10-22 16:01:07,009 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:01:07,009 INFO L481 AbstractCegarLoop]: Abstraction has 83 states and 83 transitions. [2018-10-22 16:01:07,009 INFO L482 AbstractCegarLoop]: Interpolant automaton has 26 states. [2018-10-22 16:01:07,009 INFO L276 IsEmpty]: Start isEmpty. Operand 83 states and 83 transitions. [2018-10-22 16:01:07,010 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 83 [2018-10-22 16:01:07,010 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:01:07,010 INFO L375 BasicCegarLoop]: trace histogram [24, 23, 23, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:01:07,010 INFO L424 AbstractCegarLoop]: === Iteration 25 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:01:07,010 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:01:07,011 INFO L82 PathProgramCache]: Analyzing trace with hash -2127401542, now seen corresponding path program 23 times [2018-10-22 16:01:07,011 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:01:07,011 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:07,011 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:01:07,011 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:07,012 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:01:07,028 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:01:07,440 INFO L134 CoverageAnalysis]: Checked inductivity of 805 backedges. 0 proven. 805 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:07,441 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:07,441 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:01:07,441 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:01:07,441 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:01:07,441 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:07,441 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 46 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 46 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:01:07,448 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:01:07,449 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:01:07,982 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 24 check-sat command(s) [2018-10-22 16:01:07,982 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:07,988 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:08,009 INFO L134 CoverageAnalysis]: Checked inductivity of 805 backedges. 0 proven. 805 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:08,009 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:08,667 INFO L134 CoverageAnalysis]: Checked inductivity of 805 backedges. 0 proven. 805 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:08,688 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:08,688 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 47 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 47 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:01:08,703 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:01:08,703 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:01:33,687 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 24 check-sat command(s) [2018-10-22 16:01:33,687 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:33,711 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:33,725 INFO L134 CoverageAnalysis]: Checked inductivity of 805 backedges. 0 proven. 805 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:33,725 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:33,802 INFO L134 CoverageAnalysis]: Checked inductivity of 805 backedges. 0 proven. 805 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:33,806 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:01:33,806 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [26, 26, 26, 26, 26] total 51 [2018-10-22 16:01:33,806 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:01:33,807 INFO L460 AbstractCegarLoop]: Interpolant automaton has 27 states [2018-10-22 16:01:33,807 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 27 interpolants. [2018-10-22 16:01:33,808 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1275, Invalid=1275, Unknown=0, NotChecked=0, Total=2550 [2018-10-22 16:01:33,808 INFO L87 Difference]: Start difference. First operand 83 states and 83 transitions. Second operand 27 states. [2018-10-22 16:01:34,059 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:01:34,060 INFO L93 Difference]: Finished difference Result 93 states and 93 transitions. [2018-10-22 16:01:34,060 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 26 states. [2018-10-22 16:01:34,060 INFO L78 Accepts]: Start accepts. Automaton has 27 states. Word has length 82 [2018-10-22 16:01:34,060 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:01:34,061 INFO L225 Difference]: With dead ends: 93 [2018-10-22 16:01:34,061 INFO L226 Difference]: Without dead ends: 87 [2018-10-22 16:01:34,063 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 352 GetRequests, 303 SyntacticMatches, 0 SemanticMatches, 49 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 92 ImplicationChecksByTransitivity, 1.0s TimeCoverageRelationStatistics Valid=1275, Invalid=1275, Unknown=0, NotChecked=0, Total=2550 [2018-10-22 16:01:34,063 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 87 states. [2018-10-22 16:01:34,065 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 87 to 86. [2018-10-22 16:01:34,065 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 86 states. [2018-10-22 16:01:34,066 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 86 states to 86 states and 86 transitions. [2018-10-22 16:01:34,066 INFO L78 Accepts]: Start accepts. Automaton has 86 states and 86 transitions. Word has length 82 [2018-10-22 16:01:34,066 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:01:34,066 INFO L481 AbstractCegarLoop]: Abstraction has 86 states and 86 transitions. [2018-10-22 16:01:34,067 INFO L482 AbstractCegarLoop]: Interpolant automaton has 27 states. [2018-10-22 16:01:34,067 INFO L276 IsEmpty]: Start isEmpty. Operand 86 states and 86 transitions. [2018-10-22 16:01:34,067 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 86 [2018-10-22 16:01:34,067 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:01:34,068 INFO L375 BasicCegarLoop]: trace histogram [25, 24, 24, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:01:34,068 INFO L424 AbstractCegarLoop]: === Iteration 26 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:01:34,068 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:01:34,068 INFO L82 PathProgramCache]: Analyzing trace with hash 211834403, now seen corresponding path program 24 times [2018-10-22 16:01:34,068 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:01:34,070 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:34,070 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:01:34,070 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:34,070 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:01:34,088 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:01:35,177 INFO L134 CoverageAnalysis]: Checked inductivity of 876 backedges. 0 proven. 876 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:35,178 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:35,178 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:01:35,178 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:01:35,178 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:01:35,178 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:35,178 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 48 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 48 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:01:35,185 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:01:35,185 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:01:42,546 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 25 check-sat command(s) [2018-10-22 16:01:42,546 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:42,554 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:42,591 INFO L134 CoverageAnalysis]: Checked inductivity of 876 backedges. 0 proven. 876 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:42,591 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:43,453 INFO L134 CoverageAnalysis]: Checked inductivity of 876 backedges. 0 proven. 876 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:43,476 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:43,476 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 49 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 49 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:01:43,490 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:01:43,490 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:01:50,197 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 25 check-sat command(s) [2018-10-22 16:01:50,198 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:50,208 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:50,222 INFO L134 CoverageAnalysis]: Checked inductivity of 876 backedges. 0 proven. 876 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:50,222 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:50,247 INFO L134 CoverageAnalysis]: Checked inductivity of 876 backedges. 0 proven. 876 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:50,249 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:01:50,249 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [27, 27, 27, 27, 27] total 53 [2018-10-22 16:01:50,250 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:01:50,250 INFO L460 AbstractCegarLoop]: Interpolant automaton has 28 states [2018-10-22 16:01:50,251 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 28 interpolants. [2018-10-22 16:01:50,252 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1378, Invalid=1378, Unknown=0, NotChecked=0, Total=2756 [2018-10-22 16:01:50,252 INFO L87 Difference]: Start difference. First operand 86 states and 86 transitions. Second operand 28 states. [2018-10-22 16:01:50,375 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:01:50,375 INFO L93 Difference]: Finished difference Result 96 states and 96 transitions. [2018-10-22 16:01:50,375 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 27 states. [2018-10-22 16:01:50,375 INFO L78 Accepts]: Start accepts. Automaton has 28 states. Word has length 85 [2018-10-22 16:01:50,376 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:01:50,377 INFO L225 Difference]: With dead ends: 96 [2018-10-22 16:01:50,377 INFO L226 Difference]: Without dead ends: 90 [2018-10-22 16:01:50,378 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 365 GetRequests, 314 SyntacticMatches, 0 SemanticMatches, 51 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 96 ImplicationChecksByTransitivity, 1.9s TimeCoverageRelationStatistics Valid=1378, Invalid=1378, Unknown=0, NotChecked=0, Total=2756 [2018-10-22 16:01:50,379 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 90 states. [2018-10-22 16:01:50,380 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 90 to 89. [2018-10-22 16:01:50,380 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 89 states. [2018-10-22 16:01:50,380 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 89 states to 89 states and 89 transitions. [2018-10-22 16:01:50,381 INFO L78 Accepts]: Start accepts. Automaton has 89 states and 89 transitions. Word has length 85 [2018-10-22 16:01:50,381 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:01:50,381 INFO L481 AbstractCegarLoop]: Abstraction has 89 states and 89 transitions. [2018-10-22 16:01:50,381 INFO L482 AbstractCegarLoop]: Interpolant automaton has 28 states. [2018-10-22 16:01:50,381 INFO L276 IsEmpty]: Start isEmpty. Operand 89 states and 89 transitions. [2018-10-22 16:01:50,382 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 89 [2018-10-22 16:01:50,382 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:01:50,382 INFO L375 BasicCegarLoop]: trace histogram [26, 25, 25, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:01:50,382 INFO L424 AbstractCegarLoop]: === Iteration 27 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:01:50,382 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:01:50,382 INFO L82 PathProgramCache]: Analyzing trace with hash -1749472998, now seen corresponding path program 25 times [2018-10-22 16:01:50,383 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:01:50,383 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:50,383 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:01:50,383 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:50,383 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:01:50,404 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:01:50,748 INFO L134 CoverageAnalysis]: Checked inductivity of 950 backedges. 0 proven. 950 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:50,748 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:50,748 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:01:50,749 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:01:50,749 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:01:50,749 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:50,749 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 50 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 50 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:01:50,756 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:01:50,756 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:01:50,850 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:01:50,852 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:50,879 INFO L134 CoverageAnalysis]: Checked inductivity of 950 backedges. 0 proven. 950 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:50,879 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:51,704 INFO L134 CoverageAnalysis]: Checked inductivity of 950 backedges. 0 proven. 950 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:51,735 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:51,735 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 51 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 51 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:01:51,758 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:01:51,758 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-10-22 16:01:51,981 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:01:51,988 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:52,003 INFO L134 CoverageAnalysis]: Checked inductivity of 950 backedges. 0 proven. 950 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:52,003 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:52,067 INFO L134 CoverageAnalysis]: Checked inductivity of 950 backedges. 0 proven. 950 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:52,069 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:01:52,069 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [28, 28, 28, 28, 28] total 55 [2018-10-22 16:01:52,069 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:01:52,070 INFO L460 AbstractCegarLoop]: Interpolant automaton has 29 states [2018-10-22 16:01:52,070 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 29 interpolants. [2018-10-22 16:01:52,071 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1485, Invalid=1485, Unknown=0, NotChecked=0, Total=2970 [2018-10-22 16:01:52,071 INFO L87 Difference]: Start difference. First operand 89 states and 89 transitions. Second operand 29 states. [2018-10-22 16:01:52,357 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:01:52,357 INFO L93 Difference]: Finished difference Result 99 states and 99 transitions. [2018-10-22 16:01:52,358 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 28 states. [2018-10-22 16:01:52,358 INFO L78 Accepts]: Start accepts. Automaton has 29 states. Word has length 88 [2018-10-22 16:01:52,358 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:01:52,359 INFO L225 Difference]: With dead ends: 99 [2018-10-22 16:01:52,359 INFO L226 Difference]: Without dead ends: 93 [2018-10-22 16:01:52,361 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 378 GetRequests, 325 SyntacticMatches, 0 SemanticMatches, 53 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 100 ImplicationChecksByTransitivity, 1.0s TimeCoverageRelationStatistics Valid=1485, Invalid=1485, Unknown=0, NotChecked=0, Total=2970 [2018-10-22 16:01:52,361 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 93 states. [2018-10-22 16:01:52,364 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 93 to 92. [2018-10-22 16:01:52,364 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 92 states. [2018-10-22 16:01:52,364 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 92 states to 92 states and 92 transitions. [2018-10-22 16:01:52,365 INFO L78 Accepts]: Start accepts. Automaton has 92 states and 92 transitions. Word has length 88 [2018-10-22 16:01:52,365 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:01:52,365 INFO L481 AbstractCegarLoop]: Abstraction has 92 states and 92 transitions. [2018-10-22 16:01:52,365 INFO L482 AbstractCegarLoop]: Interpolant automaton has 29 states. [2018-10-22 16:01:52,365 INFO L276 IsEmpty]: Start isEmpty. Operand 92 states and 92 transitions. [2018-10-22 16:01:52,366 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 92 [2018-10-22 16:01:52,366 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:01:52,366 INFO L375 BasicCegarLoop]: trace histogram [27, 26, 26, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:01:52,366 INFO L424 AbstractCegarLoop]: === Iteration 28 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:01:52,366 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:01:52,366 INFO L82 PathProgramCache]: Analyzing trace with hash 1971805891, now seen corresponding path program 26 times [2018-10-22 16:01:52,366 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:01:52,367 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:52,367 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-10-22 16:01:52,367 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:52,367 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:01:52,384 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:01:53,910 INFO L134 CoverageAnalysis]: Checked inductivity of 1027 backedges. 0 proven. 1027 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:53,910 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:53,910 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:01:53,910 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:01:53,910 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:01:53,910 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:53,910 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 52 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 52 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:01:53,919 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:01:53,920 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:01:54,020 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:01:54,020 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:54,023 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:54,041 INFO L134 CoverageAnalysis]: Checked inductivity of 1027 backedges. 0 proven. 1027 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:54,041 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:54,950 INFO L134 CoverageAnalysis]: Checked inductivity of 1027 backedges. 0 proven. 1027 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:54,970 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:54,970 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 53 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 53 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:01:54,985 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST1 [2018-10-22 16:01:54,985 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:01:55,232 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-10-22 16:01:55,232 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:01:55,242 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:01:55,257 INFO L134 CoverageAnalysis]: Checked inductivity of 1027 backedges. 0 proven. 1027 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:55,257 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:01:55,316 INFO L134 CoverageAnalysis]: Checked inductivity of 1027 backedges. 0 proven. 1027 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:55,318 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:01:55,319 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [29, 29, 29, 29, 29] total 57 [2018-10-22 16:01:55,319 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:01:55,319 INFO L460 AbstractCegarLoop]: Interpolant automaton has 30 states [2018-10-22 16:01:55,320 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 30 interpolants. [2018-10-22 16:01:55,321 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1596, Invalid=1596, Unknown=0, NotChecked=0, Total=3192 [2018-10-22 16:01:55,321 INFO L87 Difference]: Start difference. First operand 92 states and 92 transitions. Second operand 30 states. [2018-10-22 16:01:55,491 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:01:55,491 INFO L93 Difference]: Finished difference Result 102 states and 102 transitions. [2018-10-22 16:01:55,492 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 29 states. [2018-10-22 16:01:55,492 INFO L78 Accepts]: Start accepts. Automaton has 30 states. Word has length 91 [2018-10-22 16:01:55,492 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:01:55,493 INFO L225 Difference]: With dead ends: 102 [2018-10-22 16:01:55,493 INFO L226 Difference]: Without dead ends: 96 [2018-10-22 16:01:55,495 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 391 GetRequests, 336 SyntacticMatches, 0 SemanticMatches, 55 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 104 ImplicationChecksByTransitivity, 2.3s TimeCoverageRelationStatistics Valid=1596, Invalid=1596, Unknown=0, NotChecked=0, Total=3192 [2018-10-22 16:01:55,495 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 96 states. [2018-10-22 16:01:55,497 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 96 to 95. [2018-10-22 16:01:55,497 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 95 states. [2018-10-22 16:01:55,497 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 95 states to 95 states and 95 transitions. [2018-10-22 16:01:55,497 INFO L78 Accepts]: Start accepts. Automaton has 95 states and 95 transitions. Word has length 91 [2018-10-22 16:01:55,497 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:01:55,498 INFO L481 AbstractCegarLoop]: Abstraction has 95 states and 95 transitions. [2018-10-22 16:01:55,498 INFO L482 AbstractCegarLoop]: Interpolant automaton has 30 states. [2018-10-22 16:01:55,498 INFO L276 IsEmpty]: Start isEmpty. Operand 95 states and 95 transitions. [2018-10-22 16:01:55,498 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 95 [2018-10-22 16:01:55,498 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:01:55,498 INFO L375 BasicCegarLoop]: trace histogram [28, 27, 27, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:01:55,498 INFO L424 AbstractCegarLoop]: === Iteration 29 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:01:55,499 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:01:55,499 INFO L82 PathProgramCache]: Analyzing trace with hash 895343738, now seen corresponding path program 27 times [2018-10-22 16:01:55,499 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:01:55,500 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:55,500 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:01:55,500 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:01:55,500 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:01:55,521 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:01:56,301 INFO L134 CoverageAnalysis]: Checked inductivity of 1107 backedges. 0 proven. 1107 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:01:56,301 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:56,302 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:01:56,302 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:01:56,302 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:01:56,302 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:01:56,302 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 54 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 54 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:01:56,310 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:01:56,310 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:02:06,719 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 28 check-sat command(s) [2018-10-22 16:02:06,719 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:02:06,727 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:02:06,768 INFO L134 CoverageAnalysis]: Checked inductivity of 1107 backedges. 0 proven. 1107 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:06,769 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:02:07,724 INFO L134 CoverageAnalysis]: Checked inductivity of 1107 backedges. 0 proven. 1107 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:07,747 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:02:07,747 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 55 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 55 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:02:07,763 INFO L103 rtionOrderModulation]: Keeping assertion order OUTSIDE_LOOP_FIRST2 [2018-10-22 16:02:07,763 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder OUTSIDE_LOOP_FIRST2 (IT: FPandBP) [2018-10-22 16:02:18,590 INFO L242 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 28 check-sat command(s) [2018-10-22 16:02:18,590 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:02:18,602 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:02:18,618 INFO L134 CoverageAnalysis]: Checked inductivity of 1107 backedges. 0 proven. 1107 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:18,618 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:02:18,662 INFO L134 CoverageAnalysis]: Checked inductivity of 1107 backedges. 0 proven. 1107 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:18,665 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:02:18,665 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [30, 30, 30, 30, 30] total 59 [2018-10-22 16:02:18,665 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:02:18,665 INFO L460 AbstractCegarLoop]: Interpolant automaton has 31 states [2018-10-22 16:02:18,666 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 31 interpolants. [2018-10-22 16:02:18,666 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1711, Invalid=1711, Unknown=0, NotChecked=0, Total=3422 [2018-10-22 16:02:18,667 INFO L87 Difference]: Start difference. First operand 95 states and 95 transitions. Second operand 31 states. [2018-10-22 16:02:18,780 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:02:18,781 INFO L93 Difference]: Finished difference Result 105 states and 105 transitions. [2018-10-22 16:02:18,781 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 30 states. [2018-10-22 16:02:18,781 INFO L78 Accepts]: Start accepts. Automaton has 31 states. Word has length 94 [2018-10-22 16:02:18,782 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:02:18,782 INFO L225 Difference]: With dead ends: 105 [2018-10-22 16:02:18,783 INFO L226 Difference]: Without dead ends: 99 [2018-10-22 16:02:18,784 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 404 GetRequests, 347 SyntacticMatches, 0 SemanticMatches, 57 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 108 ImplicationChecksByTransitivity, 1.7s TimeCoverageRelationStatistics Valid=1711, Invalid=1711, Unknown=0, NotChecked=0, Total=3422 [2018-10-22 16:02:18,784 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 99 states. [2018-10-22 16:02:18,786 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 99 to 98. [2018-10-22 16:02:18,787 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 98 states. [2018-10-22 16:02:18,787 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 98 states to 98 states and 98 transitions. [2018-10-22 16:02:18,787 INFO L78 Accepts]: Start accepts. Automaton has 98 states and 98 transitions. Word has length 94 [2018-10-22 16:02:18,787 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:02:18,787 INFO L481 AbstractCegarLoop]: Abstraction has 98 states and 98 transitions. [2018-10-22 16:02:18,788 INFO L482 AbstractCegarLoop]: Interpolant automaton has 31 states. [2018-10-22 16:02:18,788 INFO L276 IsEmpty]: Start isEmpty. Operand 98 states and 98 transitions. [2018-10-22 16:02:18,788 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 98 [2018-10-22 16:02:18,788 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:02:18,788 INFO L375 BasicCegarLoop]: trace histogram [29, 28, 28, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:02:18,789 INFO L424 AbstractCegarLoop]: === Iteration 30 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:02:18,789 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:02:18,789 INFO L82 PathProgramCache]: Analyzing trace with hash -1762824349, now seen corresponding path program 28 times [2018-10-22 16:02:18,789 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:02:18,789 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:02:18,790 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:02:18,790 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:02:18,790 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:02:18,807 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:02:20,275 INFO L134 CoverageAnalysis]: Checked inductivity of 1190 backedges. 0 proven. 1190 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:20,275 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:02:20,276 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:02:20,276 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:02:20,276 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:02:20,276 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:02:20,276 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 56 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 56 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:02:20,283 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:02:20,283 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:02:20,388 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:02:20,388 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:02:20,391 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:02:20,419 INFO L134 CoverageAnalysis]: Checked inductivity of 1190 backedges. 0 proven. 1190 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:20,420 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:02:22,698 INFO L134 CoverageAnalysis]: Checked inductivity of 1190 backedges. 0 proven. 1190 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:22,728 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:02:22,728 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 57 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 57 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:02:22,755 INFO L103 rtionOrderModulation]: Keeping assertion order TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-10-22 16:02:22,755 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder TERMS_WITH_SMALL_CONSTANTS_FIRST (IT: FPandBP) [2018-10-22 16:02:22,994 INFO L242 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-10-22 16:02:22,994 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:02:23,004 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:02:23,017 INFO L134 CoverageAnalysis]: Checked inductivity of 1190 backedges. 0 proven. 1190 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:23,017 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:02:23,031 INFO L134 CoverageAnalysis]: Checked inductivity of 1190 backedges. 0 proven. 1190 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:23,032 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:02:23,033 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [31, 31, 31, 31, 31] total 61 [2018-10-22 16:02:23,033 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:02:23,033 INFO L460 AbstractCegarLoop]: Interpolant automaton has 32 states [2018-10-22 16:02:23,033 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 32 interpolants. [2018-10-22 16:02:23,034 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1830, Invalid=1830, Unknown=0, NotChecked=0, Total=3660 [2018-10-22 16:02:23,034 INFO L87 Difference]: Start difference. First operand 98 states and 98 transitions. Second operand 32 states. [2018-10-22 16:02:23,178 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:02:23,178 INFO L93 Difference]: Finished difference Result 108 states and 108 transitions. [2018-10-22 16:02:23,179 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 31 states. [2018-10-22 16:02:23,179 INFO L78 Accepts]: Start accepts. Automaton has 32 states. Word has length 97 [2018-10-22 16:02:23,179 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:02:23,180 INFO L225 Difference]: With dead ends: 108 [2018-10-22 16:02:23,180 INFO L226 Difference]: Without dead ends: 102 [2018-10-22 16:02:23,181 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 417 GetRequests, 358 SyntacticMatches, 0 SemanticMatches, 59 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 112 ImplicationChecksByTransitivity, 3.6s TimeCoverageRelationStatistics Valid=1830, Invalid=1830, Unknown=0, NotChecked=0, Total=3660 [2018-10-22 16:02:23,182 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 102 states. [2018-10-22 16:02:23,184 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 102 to 101. [2018-10-22 16:02:23,184 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 101 states. [2018-10-22 16:02:23,184 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 101 states to 101 states and 101 transitions. [2018-10-22 16:02:23,185 INFO L78 Accepts]: Start accepts. Automaton has 101 states and 101 transitions. Word has length 97 [2018-10-22 16:02:23,185 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:02:23,185 INFO L481 AbstractCegarLoop]: Abstraction has 101 states and 101 transitions. [2018-10-22 16:02:23,185 INFO L482 AbstractCegarLoop]: Interpolant automaton has 32 states. [2018-10-22 16:02:23,185 INFO L276 IsEmpty]: Start isEmpty. Operand 101 states and 101 transitions. [2018-10-22 16:02:23,186 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 101 [2018-10-22 16:02:23,186 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:02:23,186 INFO L375 BasicCegarLoop]: trace histogram [30, 29, 29, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:02:23,186 INFO L424 AbstractCegarLoop]: === Iteration 31 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:02:23,186 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:02:23,186 INFO L82 PathProgramCache]: Analyzing trace with hash -641300518, now seen corresponding path program 29 times [2018-10-22 16:02:23,187 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:02:23,187 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:02:23,187 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:02:23,187 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:02:23,187 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:02:23,207 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:02:23,984 INFO L134 CoverageAnalysis]: Checked inductivity of 1276 backedges. 0 proven. 1276 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:23,984 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:02:23,984 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:02:23,984 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:02:23,985 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:02:23,985 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:02:23,985 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 58 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 58 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:02:23,992 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:02:23,993 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:02:24,724 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 30 check-sat command(s) [2018-10-22 16:02:24,724 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:02:24,729 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:02:24,758 INFO L134 CoverageAnalysis]: Checked inductivity of 1276 backedges. 0 proven. 1276 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:24,759 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:02:25,776 INFO L134 CoverageAnalysis]: Checked inductivity of 1276 backedges. 0 proven. 1276 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:02:25,798 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:02:25,799 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 59 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 59 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:02:25,813 INFO L103 rtionOrderModulation]: Keeping assertion order INSIDE_LOOP_FIRST1 [2018-10-22 16:02:25,814 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder INSIDE_LOOP_FIRST1 (IT: FPandBP) [2018-10-22 16:03:57,641 INFO L242 tOrderPrioritization]: Assert order INSIDE_LOOP_FIRST1 issued 30 check-sat command(s) [2018-10-22 16:03:57,641 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:03:57,673 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:03:57,689 INFO L134 CoverageAnalysis]: Checked inductivity of 1276 backedges. 0 proven. 1276 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:03:57,690 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:03:57,753 INFO L134 CoverageAnalysis]: Checked inductivity of 1276 backedges. 0 proven. 1276 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:03:57,757 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 5 imperfect interpolant sequences. [2018-10-22 16:03:57,758 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [32, 32, 32, 32, 32] total 63 [2018-10-22 16:03:57,758 INFO L258 anRefinementStrategy]: Using the first two imperfect interpolant sequences [2018-10-22 16:03:57,758 INFO L460 AbstractCegarLoop]: Interpolant automaton has 33 states [2018-10-22 16:03:57,759 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 33 interpolants. [2018-10-22 16:03:57,759 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1953, Invalid=1953, Unknown=0, NotChecked=0, Total=3906 [2018-10-22 16:03:57,759 INFO L87 Difference]: Start difference. First operand 101 states and 101 transitions. Second operand 33 states. [2018-10-22 16:03:58,024 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-10-22 16:03:58,025 INFO L93 Difference]: Finished difference Result 111 states and 111 transitions. [2018-10-22 16:03:58,025 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 32 states. [2018-10-22 16:03:58,025 INFO L78 Accepts]: Start accepts. Automaton has 33 states. Word has length 100 [2018-10-22 16:03:58,026 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-10-22 16:03:58,027 INFO L225 Difference]: With dead ends: 111 [2018-10-22 16:03:58,027 INFO L226 Difference]: Without dead ends: 105 [2018-10-22 16:03:58,028 INFO L605 BasicCegarLoop]: 0 DeclaredPredicates, 430 GetRequests, 369 SyntacticMatches, 0 SemanticMatches, 61 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 116 ImplicationChecksByTransitivity, 1.7s TimeCoverageRelationStatistics Valid=1953, Invalid=1953, Unknown=0, NotChecked=0, Total=3906 [2018-10-22 16:03:58,030 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 105 states. [2018-10-22 16:03:58,033 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 105 to 104. [2018-10-22 16:03:58,033 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 104 states. [2018-10-22 16:03:58,034 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 104 states to 104 states and 104 transitions. [2018-10-22 16:03:58,034 INFO L78 Accepts]: Start accepts. Automaton has 104 states and 104 transitions. Word has length 100 [2018-10-22 16:03:58,034 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-10-22 16:03:58,034 INFO L481 AbstractCegarLoop]: Abstraction has 104 states and 104 transitions. [2018-10-22 16:03:58,034 INFO L482 AbstractCegarLoop]: Interpolant automaton has 33 states. [2018-10-22 16:03:58,034 INFO L276 IsEmpty]: Start isEmpty. Operand 104 states and 104 transitions. [2018-10-22 16:03:58,035 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 104 [2018-10-22 16:03:58,035 INFO L367 BasicCegarLoop]: Found error trace [2018-10-22 16:03:58,035 INFO L375 BasicCegarLoop]: trace histogram [31, 30, 30, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-10-22 16:03:58,035 INFO L424 AbstractCegarLoop]: === Iteration 32 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-10-22 16:03:58,036 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-10-22 16:03:58,036 INFO L82 PathProgramCache]: Analyzing trace with hash 124553219, now seen corresponding path program 30 times [2018-10-22 16:03:58,036 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-10-22 16:03:58,036 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:03:58,036 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-10-22 16:03:58,037 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-10-22 16:03:58,038 INFO L295 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-10-22 16:03:58,058 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-10-22 16:03:58,658 INFO L134 CoverageAnalysis]: Checked inductivity of 1365 backedges. 0 proven. 1365 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:03:58,658 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:03:58,658 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-10-22 16:03:58,658 INFO L184 CegarAbsIntRunner]: Skipping current iteration for AI because we have already analyzed this path program [2018-10-22 16:03:58,658 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: AbsInt can only provide a hoare triple checker if it generated fixpoints [2018-10-22 16:03:58,658 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:03:58,658 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/z3 Starting monitored process 60 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 60 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-10-22 16:03:58,666 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:03:58,666 INFO L295 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) [2018-10-22 16:04:33,914 INFO L242 tOrderPrioritization]: Assert order MIX_INSIDE_OUTSIDE issued 31 check-sat command(s) [2018-10-22 16:04:33,914 INFO L243 tOrderPrioritization]: Conjunction of SSA is unsat [2018-10-22 16:04:33,933 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-10-22 16:04:33,959 INFO L134 CoverageAnalysis]: Checked inductivity of 1365 backedges. 0 proven. 1365 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:04:33,959 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-10-22 16:04:35,053 INFO L134 CoverageAnalysis]: Checked inductivity of 1365 backedges. 0 proven. 1365 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-10-22 16:04:35,079 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-10-22 16:04:35,079 INFO L197 anRefinementStrategy]: Switched to InterpolantGenerator mode CVC4_IG No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UTaipan-linux/cvc4nyu Starting monitored process 61 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 61 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk --tlimit-per=12000 [2018-10-22 16:04:35,093 INFO L103 rtionOrderModulation]: Keeping assertion order MIX_INSIDE_OUTSIDE [2018-10-22 16:04:35,094 INFO L295 anRefinementStrategy]: Using traceCheck mode CVC4_IG with AssertCodeBlockOrder MIX_INSIDE_OUTSIDE (IT: FPandBP) Received shutdown request... Cannot interrupt operation gracefully because timeout expired. Forcing shutdown