java -ea -Xmx8000000000 -jar /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/plugins/org.eclipse.equinox.launcher_1.3.100.v20150511-1540.jar -data @noDefault -ultimatedata /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data -tc ../../../trunk/examples/toolchains/AutomizerCInline_WitnessPrinter.xml -s ../../../trunk/examples/settings/default/automizer/svcomp-Reach-32bit-Automizer_Bitvector.epf -i ../../../trunk/examples/svcomp/array-examples/standard_reverse_true-unreach-call_ground.i -------------------------------------------------------------------------------- This is Ultimate 0.1.23-61f4311 [2018-11-23 10:10:07,122 INFO L170 SettingsManager]: Resetting all preferences to default values... [2018-11-23 10:10:07,124 INFO L174 SettingsManager]: Resetting UltimateCore preferences to default values [2018-11-23 10:10:07,137 INFO L177 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2018-11-23 10:10:07,138 INFO L174 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2018-11-23 10:10:07,139 INFO L174 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2018-11-23 10:10:07,140 INFO L174 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2018-11-23 10:10:07,142 INFO L174 SettingsManager]: Resetting LassoRanker preferences to default values [2018-11-23 10:10:07,144 INFO L174 SettingsManager]: Resetting Reaching Definitions preferences to default values [2018-11-23 10:10:07,145 INFO L174 SettingsManager]: Resetting SyntaxChecker preferences to default values [2018-11-23 10:10:07,146 INFO L177 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2018-11-23 10:10:07,146 INFO L174 SettingsManager]: Resetting LTL2Aut preferences to default values [2018-11-23 10:10:07,147 INFO L174 SettingsManager]: Resetting PEA to Boogie preferences to default values [2018-11-23 10:10:07,148 INFO L174 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2018-11-23 10:10:07,149 INFO L174 SettingsManager]: Resetting ChcToBoogie preferences to default values [2018-11-23 10:10:07,150 INFO L174 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2018-11-23 10:10:07,151 INFO L174 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2018-11-23 10:10:07,153 INFO L174 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2018-11-23 10:10:07,155 INFO L174 SettingsManager]: Resetting CodeCheck preferences to default values [2018-11-23 10:10:07,157 INFO L174 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2018-11-23 10:10:07,158 INFO L174 SettingsManager]: Resetting RCFGBuilder preferences to default values [2018-11-23 10:10:07,160 INFO L174 SettingsManager]: Resetting TraceAbstraction preferences to default values [2018-11-23 10:10:07,162 INFO L177 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2018-11-23 10:10:07,162 INFO L177 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2018-11-23 10:10:07,163 INFO L174 SettingsManager]: Resetting TreeAutomizer preferences to default values [2018-11-23 10:10:07,164 INFO L174 SettingsManager]: Resetting IcfgTransformer preferences to default values [2018-11-23 10:10:07,165 INFO L174 SettingsManager]: Resetting Boogie Printer preferences to default values [2018-11-23 10:10:07,166 INFO L174 SettingsManager]: Resetting ReqPrinter preferences to default values [2018-11-23 10:10:07,166 INFO L174 SettingsManager]: Resetting Witness Printer preferences to default values [2018-11-23 10:10:07,168 INFO L177 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2018-11-23 10:10:07,168 INFO L174 SettingsManager]: Resetting CDTParser preferences to default values [2018-11-23 10:10:07,169 INFO L177 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2018-11-23 10:10:07,169 INFO L177 SettingsManager]: ReqParser provides no preferences, ignoring... [2018-11-23 10:10:07,169 INFO L174 SettingsManager]: Resetting SmtParser preferences to default values [2018-11-23 10:10:07,170 INFO L174 SettingsManager]: Resetting Witness Parser preferences to default values [2018-11-23 10:10:07,171 INFO L181 SettingsManager]: Finished resetting all preferences to default values... [2018-11-23 10:10:07,171 INFO L98 SettingsManager]: Beginning loading settings from /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/settings/default/automizer/svcomp-Reach-32bit-Automizer_Bitvector.epf [2018-11-23 10:10:07,196 INFO L110 SettingsManager]: Loading preferences was successful [2018-11-23 10:10:07,197 INFO L112 SettingsManager]: Preferences different from defaults after loading the file: [2018-11-23 10:10:07,198 INFO L131 SettingsManager]: Preferences of Boogie Procedure Inliner differ from their defaults: [2018-11-23 10:10:07,198 INFO L133 SettingsManager]: * ... calls to implemented procedures=ONLY_FOR_CONCURRENT_PROGRAMS [2018-11-23 10:10:07,199 INFO L131 SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults: [2018-11-23 10:10:07,199 INFO L133 SettingsManager]: * Create parallel compositions if possible=false [2018-11-23 10:10:07,199 INFO L133 SettingsManager]: * Use SBE=true [2018-11-23 10:10:07,201 INFO L131 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2018-11-23 10:10:07,201 INFO L133 SettingsManager]: * sizeof long=4 [2018-11-23 10:10:07,201 INFO L133 SettingsManager]: * sizeof POINTER=4 [2018-11-23 10:10:07,201 INFO L133 SettingsManager]: * Check division by zero=IGNORE [2018-11-23 10:10:07,202 INFO L133 SettingsManager]: * Pointer to allocated memory at dereference=IGNORE [2018-11-23 10:10:07,202 INFO L133 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2018-11-23 10:10:07,202 INFO L133 SettingsManager]: * Check array bounds for arrays that are off heap=IGNORE [2018-11-23 10:10:07,202 INFO L133 SettingsManager]: * Use bitvectors instead of ints=true [2018-11-23 10:10:07,202 INFO L133 SettingsManager]: * Memory model=HoenickeLindenmann_4ByteResolution [2018-11-23 10:10:07,203 INFO L133 SettingsManager]: * sizeof long double=12 [2018-11-23 10:10:07,203 INFO L133 SettingsManager]: * Check if freed pointer was valid=false [2018-11-23 10:10:07,203 INFO L133 SettingsManager]: * Use constant arrays=true [2018-11-23 10:10:07,203 INFO L133 SettingsManager]: * Pointer base address is valid at dereference=IGNORE [2018-11-23 10:10:07,203 INFO L131 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2018-11-23 10:10:07,204 INFO L133 SettingsManager]: * Size of a code block=SequenceOfStatements [2018-11-23 10:10:07,204 INFO L133 SettingsManager]: * To the following directory=./dump/ [2018-11-23 10:10:07,204 INFO L133 SettingsManager]: * SMT solver=External_DefaultMode [2018-11-23 10:10:07,204 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-11-23 10:10:07,204 INFO L131 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2018-11-23 10:10:07,206 INFO L133 SettingsManager]: * Compute Interpolants along a Counterexample=FPandBP [2018-11-23 10:10:07,206 INFO L133 SettingsManager]: * Positions where we compute the Hoare Annotation=LoopsAndPotentialCycles [2018-11-23 10:10:07,206 INFO L133 SettingsManager]: * Trace refinement strategy=WOLF [2018-11-23 10:10:07,206 INFO L133 SettingsManager]: * SMT solver=External_ModelsAndUnsatCoreMode [2018-11-23 10:10:07,207 INFO L133 SettingsManager]: * Command for external solver=cvc4nyu --tear-down-incremental --rewrite-divk --print-success --lang smt [2018-11-23 10:10:07,207 INFO L133 SettingsManager]: * Logic for external solver=AUFBV [2018-11-23 10:10:07,207 INFO L133 SettingsManager]: * Compute Hoare Annotation of negated interpolant automaton, abstraction and CFG=true [2018-11-23 10:10:07,278 INFO L81 nceAwareModelManager]: Repository-Root is: /tmp [2018-11-23 10:10:07,300 INFO L258 ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized [2018-11-23 10:10:07,304 INFO L214 ainManager$Toolchain]: [Toolchain 1]: Toolchain selected. [2018-11-23 10:10:07,306 INFO L271 PluginConnector]: Initializing CDTParser... [2018-11-23 10:10:07,306 INFO L276 PluginConnector]: CDTParser initialized [2018-11-23 10:10:07,307 INFO L418 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/svcomp/array-examples/standard_reverse_true-unreach-call_ground.i [2018-11-23 10:10:07,369 INFO L221 CDTParser]: Created temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/d3680b2da/c6777158bf5e4fbca38c30d8770cc81a/FLAG3a43d2268 [2018-11-23 10:10:07,809 INFO L307 CDTParser]: Found 1 translation units. [2018-11-23 10:10:07,810 INFO L161 CDTParser]: Scanning /storage/repos/ultimate/trunk/examples/svcomp/array-examples/standard_reverse_true-unreach-call_ground.i [2018-11-23 10:10:07,815 INFO L355 CDTParser]: About to delete temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/d3680b2da/c6777158bf5e4fbca38c30d8770cc81a/FLAG3a43d2268 [2018-11-23 10:10:08,186 INFO L363 CDTParser]: Successfully deleted /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/d3680b2da/c6777158bf5e4fbca38c30d8770cc81a [2018-11-23 10:10:08,197 INFO L296 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2018-11-23 10:10:08,198 INFO L131 ToolchainWalker]: Walking toolchain with 6 elements. [2018-11-23 10:10:08,199 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2018-11-23 10:10:08,199 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2018-11-23 10:10:08,203 INFO L276 PluginConnector]: CACSL2BoogieTranslator initialized [2018-11-23 10:10:08,205 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,208 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@a91d2ee and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08, skipping insertion in model container [2018-11-23 10:10:08,208 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,219 INFO L145 MainTranslator]: Starting translation in SV-COMP mode [2018-11-23 10:10:08,243 INFO L176 MainTranslator]: Built tables and reachable declarations [2018-11-23 10:10:08,441 INFO L201 PostProcessor]: Analyzing one entry point: main [2018-11-23 10:10:08,446 INFO L191 MainTranslator]: Completed pre-run [2018-11-23 10:10:08,471 INFO L201 PostProcessor]: Analyzing one entry point: main [2018-11-23 10:10:08,495 INFO L195 MainTranslator]: Completed translation [2018-11-23 10:10:08,496 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08 WrapperNode [2018-11-23 10:10:08,496 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2018-11-23 10:10:08,497 INFO L113 PluginConnector]: ------------------------Boogie Procedure Inliner---------------------------- [2018-11-23 10:10:08,497 INFO L271 PluginConnector]: Initializing Boogie Procedure Inliner... [2018-11-23 10:10:08,497 INFO L276 PluginConnector]: Boogie Procedure Inliner initialized [2018-11-23 10:10:08,507 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,517 INFO L185 PluginConnector]: Executing the observer Inliner from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,524 INFO L132 PluginConnector]: ------------------------ END Boogie Procedure Inliner---------------------------- [2018-11-23 10:10:08,525 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2018-11-23 10:10:08,525 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2018-11-23 10:10:08,525 INFO L276 PluginConnector]: Boogie Preprocessor initialized [2018-11-23 10:10:08,533 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,533 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,536 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,536 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,549 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,555 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,557 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... [2018-11-23 10:10:08,559 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2018-11-23 10:10:08,560 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2018-11-23 10:10:08,560 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2018-11-23 10:10:08,560 INFO L276 PluginConnector]: RCFGBuilder initialized [2018-11-23 10:10:08,561 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (1/1) ... No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-11-23 10:10:08,686 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2018-11-23 10:10:08,686 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2018-11-23 10:10:08,687 INFO L130 BoogieDeclarations]: Found specification of procedure #Ultimate.alloc [2018-11-23 10:10:08,687 INFO L130 BoogieDeclarations]: Found specification of procedure read~intINTTYPE4 [2018-11-23 10:10:08,687 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2018-11-23 10:10:08,687 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2018-11-23 10:10:08,687 INFO L130 BoogieDeclarations]: Found specification of procedure main [2018-11-23 10:10:08,687 INFO L138 BoogieDeclarations]: Found implementation of procedure main [2018-11-23 10:10:08,688 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_assert [2018-11-23 10:10:08,688 INFO L138 BoogieDeclarations]: Found implementation of procedure __VERIFIER_assert [2018-11-23 10:10:08,688 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc [2018-11-23 10:10:08,688 INFO L130 BoogieDeclarations]: Found specification of procedure write~intINTTYPE4 [2018-11-23 10:10:09,218 INFO L275 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2018-11-23 10:10:09,219 INFO L280 CfgBuilder]: Removed 2 assue(true) statements. [2018-11-23 10:10:09,220 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 23.11 10:10:09 BoogieIcfgContainer [2018-11-23 10:10:09,220 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2018-11-23 10:10:09,221 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2018-11-23 10:10:09,221 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2018-11-23 10:10:09,225 INFO L276 PluginConnector]: TraceAbstraction initialized [2018-11-23 10:10:09,225 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 23.11 10:10:08" (1/3) ... [2018-11-23 10:10:09,226 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@33da535f and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 23.11 10:10:09, skipping insertion in model container [2018-11-23 10:10:09,227 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 10:10:08" (2/3) ... [2018-11-23 10:10:09,227 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@33da535f and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 23.11 10:10:09, skipping insertion in model container [2018-11-23 10:10:09,227 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 23.11 10:10:09" (3/3) ... [2018-11-23 10:10:09,230 INFO L112 eAbstractionObserver]: Analyzing ICFG standard_reverse_true-unreach-call_ground.i [2018-11-23 10:10:09,241 INFO L156 ceAbstractionStarter]: Automizer settings: Hoare:true NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION [2018-11-23 10:10:09,249 INFO L168 ceAbstractionStarter]: Appying trace abstraction to program that has 1 error locations. [2018-11-23 10:10:09,265 INFO L257 AbstractCegarLoop]: Starting to check reachability of 1 error locations. [2018-11-23 10:10:09,297 INFO L133 ementStrategyFactory]: Using default assertion order modulation [2018-11-23 10:10:09,297 INFO L382 AbstractCegarLoop]: Interprodecural is true [2018-11-23 10:10:09,297 INFO L383 AbstractCegarLoop]: Hoare is true [2018-11-23 10:10:09,298 INFO L384 AbstractCegarLoop]: Compute interpolants for FPandBP [2018-11-23 10:10:09,298 INFO L385 AbstractCegarLoop]: Backedges is STRAIGHT_LINE [2018-11-23 10:10:09,298 INFO L386 AbstractCegarLoop]: Determinization is PREDICATE_ABSTRACTION [2018-11-23 10:10:09,298 INFO L387 AbstractCegarLoop]: Difference is false [2018-11-23 10:10:09,299 INFO L388 AbstractCegarLoop]: Minimize is MINIMIZE_SEVPA [2018-11-23 10:10:09,299 INFO L393 AbstractCegarLoop]: ======== Iteration 0==of CEGAR loop == AllErrorsAtOnce======== [2018-11-23 10:10:09,316 INFO L276 IsEmpty]: Start isEmpty. Operand 24 states. [2018-11-23 10:10:09,323 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 14 [2018-11-23 10:10:09,323 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:10:09,324 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:10:09,326 INFO L423 AbstractCegarLoop]: === Iteration 1 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:10:09,333 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:10:09,334 INFO L82 PathProgramCache]: Analyzing trace with hash -1821336840, now seen corresponding path program 1 times [2018-11-23 10:10:09,338 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:10:09,338 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 2 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 2 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:10:09,360 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 10:10:09,402 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:09,428 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:09,432 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:10:09,502 INFO L256 TraceCheckUtils]: 0: Hoare triple {27#true} call ULTIMATE.init(); {27#true} is VALID [2018-11-23 10:10:09,506 INFO L273 TraceCheckUtils]: 1: Hoare triple {27#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {27#true} is VALID [2018-11-23 10:10:09,506 INFO L273 TraceCheckUtils]: 2: Hoare triple {27#true} assume true; {27#true} is VALID [2018-11-23 10:10:09,507 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {27#true} {27#true} #49#return; {27#true} is VALID [2018-11-23 10:10:09,507 INFO L256 TraceCheckUtils]: 4: Hoare triple {27#true} call #t~ret5 := main(); {27#true} is VALID [2018-11-23 10:10:09,507 INFO L273 TraceCheckUtils]: 5: Hoare triple {27#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {27#true} is VALID [2018-11-23 10:10:09,524 INFO L273 TraceCheckUtils]: 6: Hoare triple {27#true} assume !true; {28#false} is VALID [2018-11-23 10:10:09,524 INFO L273 TraceCheckUtils]: 7: Hoare triple {28#false} havoc ~x~0;~x~0 := 0bv32; {28#false} is VALID [2018-11-23 10:10:09,524 INFO L273 TraceCheckUtils]: 8: Hoare triple {28#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {28#false} is VALID [2018-11-23 10:10:09,525 INFO L256 TraceCheckUtils]: 9: Hoare triple {28#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {28#false} is VALID [2018-11-23 10:10:09,525 INFO L273 TraceCheckUtils]: 10: Hoare triple {28#false} ~cond := #in~cond; {28#false} is VALID [2018-11-23 10:10:09,525 INFO L273 TraceCheckUtils]: 11: Hoare triple {28#false} assume 0bv32 == ~cond; {28#false} is VALID [2018-11-23 10:10:09,526 INFO L273 TraceCheckUtils]: 12: Hoare triple {28#false} assume !false; {28#false} is VALID [2018-11-23 10:10:09,528 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 10:10:09,529 INFO L312 TraceCheckSpWp]: Omiting computation of backward sequence because forward sequence was already perfect [2018-11-23 10:10:09,532 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 10:10:09,533 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [2] imperfect sequences [] total 2 [2018-11-23 10:10:09,537 INFO L78 Accepts]: Start accepts. Automaton has 2 states. Word has length 13 [2018-11-23 10:10:09,540 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:10:09,543 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 2 states. [2018-11-23 10:10:09,694 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 13 edges. 13 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:09,694 INFO L459 AbstractCegarLoop]: Interpolant automaton has 2 states [2018-11-23 10:10:09,702 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 2 interpolants. [2018-11-23 10:10:09,703 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1, Invalid=1, Unknown=0, NotChecked=0, Total=2 [2018-11-23 10:10:09,705 INFO L87 Difference]: Start difference. First operand 24 states. Second operand 2 states. [2018-11-23 10:10:10,003 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:10,003 INFO L93 Difference]: Finished difference Result 40 states and 47 transitions. [2018-11-23 10:10:10,004 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 2 states. [2018-11-23 10:10:10,004 INFO L78 Accepts]: Start accepts. Automaton has 2 states. Word has length 13 [2018-11-23 10:10:10,004 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 10:10:10,006 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 2 states. [2018-11-23 10:10:10,016 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 2 states to 2 states and 47 transitions. [2018-11-23 10:10:10,016 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 2 states. [2018-11-23 10:10:10,021 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 2 states to 2 states and 47 transitions. [2018-11-23 10:10:10,021 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 2 states and 47 transitions. [2018-11-23 10:10:10,144 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 47 edges. 47 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:10,156 INFO L225 Difference]: With dead ends: 40 [2018-11-23 10:10:10,156 INFO L226 Difference]: Without dead ends: 19 [2018-11-23 10:10:10,163 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 12 GetRequests, 12 SyntacticMatches, 0 SemanticMatches, 0 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=1, Invalid=1, Unknown=0, NotChecked=0, Total=2 [2018-11-23 10:10:10,182 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 19 states. [2018-11-23 10:10:10,214 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 19 to 19. [2018-11-23 10:10:10,214 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2018-11-23 10:10:10,215 INFO L82 GeneralOperation]: Start isEquivalent. First operand 19 states. Second operand 19 states. [2018-11-23 10:10:10,215 INFO L74 IsIncluded]: Start isIncluded. First operand 19 states. Second operand 19 states. [2018-11-23 10:10:10,215 INFO L87 Difference]: Start difference. First operand 19 states. Second operand 19 states. [2018-11-23 10:10:10,219 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:10,219 INFO L93 Difference]: Finished difference Result 19 states and 20 transitions. [2018-11-23 10:10:10,219 INFO L276 IsEmpty]: Start isEmpty. Operand 19 states and 20 transitions. [2018-11-23 10:10:10,220 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:10,220 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:10,220 INFO L74 IsIncluded]: Start isIncluded. First operand 19 states. Second operand 19 states. [2018-11-23 10:10:10,220 INFO L87 Difference]: Start difference. First operand 19 states. Second operand 19 states. [2018-11-23 10:10:10,224 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:10,224 INFO L93 Difference]: Finished difference Result 19 states and 20 transitions. [2018-11-23 10:10:10,224 INFO L276 IsEmpty]: Start isEmpty. Operand 19 states and 20 transitions. [2018-11-23 10:10:10,225 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:10,225 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:10,225 INFO L88 GeneralOperation]: Finished isEquivalent. [2018-11-23 10:10:10,226 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2018-11-23 10:10:10,226 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 19 states. [2018-11-23 10:10:10,228 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 19 states to 19 states and 20 transitions. [2018-11-23 10:10:10,230 INFO L78 Accepts]: Start accepts. Automaton has 19 states and 20 transitions. Word has length 13 [2018-11-23 10:10:10,231 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 10:10:10,231 INFO L480 AbstractCegarLoop]: Abstraction has 19 states and 20 transitions. [2018-11-23 10:10:10,231 INFO L481 AbstractCegarLoop]: Interpolant automaton has 2 states. [2018-11-23 10:10:10,231 INFO L276 IsEmpty]: Start isEmpty. Operand 19 states and 20 transitions. [2018-11-23 10:10:10,232 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 14 [2018-11-23 10:10:10,232 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:10:10,232 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:10:10,232 INFO L423 AbstractCegarLoop]: === Iteration 2 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:10:10,233 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:10:10,233 INFO L82 PathProgramCache]: Analyzing trace with hash 1443575666, now seen corresponding path program 1 times [2018-11-23 10:10:10,233 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:10:10,234 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 3 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 3 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:10:10,260 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 10:10:10,285 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:10,312 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:10,313 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:10:10,450 INFO L256 TraceCheckUtils]: 0: Hoare triple {183#true} call ULTIMATE.init(); {183#true} is VALID [2018-11-23 10:10:10,450 INFO L273 TraceCheckUtils]: 1: Hoare triple {183#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {183#true} is VALID [2018-11-23 10:10:10,451 INFO L273 TraceCheckUtils]: 2: Hoare triple {183#true} assume true; {183#true} is VALID [2018-11-23 10:10:10,451 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {183#true} {183#true} #49#return; {183#true} is VALID [2018-11-23 10:10:10,451 INFO L256 TraceCheckUtils]: 4: Hoare triple {183#true} call #t~ret5 := main(); {183#true} is VALID [2018-11-23 10:10:10,452 INFO L273 TraceCheckUtils]: 5: Hoare triple {183#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {203#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:10,453 INFO L273 TraceCheckUtils]: 6: Hoare triple {203#(= main_~i~0 (_ bv0 32))} assume !~bvslt32(~i~0, 100000bv32); {184#false} is VALID [2018-11-23 10:10:10,453 INFO L273 TraceCheckUtils]: 7: Hoare triple {184#false} havoc ~x~0;~x~0 := 0bv32; {184#false} is VALID [2018-11-23 10:10:10,453 INFO L273 TraceCheckUtils]: 8: Hoare triple {184#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {184#false} is VALID [2018-11-23 10:10:10,454 INFO L256 TraceCheckUtils]: 9: Hoare triple {184#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {184#false} is VALID [2018-11-23 10:10:10,454 INFO L273 TraceCheckUtils]: 10: Hoare triple {184#false} ~cond := #in~cond; {184#false} is VALID [2018-11-23 10:10:10,454 INFO L273 TraceCheckUtils]: 11: Hoare triple {184#false} assume 0bv32 == ~cond; {184#false} is VALID [2018-11-23 10:10:10,455 INFO L273 TraceCheckUtils]: 12: Hoare triple {184#false} assume !false; {184#false} is VALID [2018-11-23 10:10:10,456 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 10:10:10,456 INFO L312 TraceCheckSpWp]: Omiting computation of backward sequence because forward sequence was already perfect [MP cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (3)] Exception during sending of exit command (exit): Broken pipe [2018-11-23 10:10:10,460 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 10:10:10,461 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 10:10:10,462 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 13 [2018-11-23 10:10:10,462 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:10:10,463 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 3 states. [2018-11-23 10:10:10,487 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 13 edges. 13 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:10,487 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 10:10:10,488 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 10:10:10,488 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 10:10:10,488 INFO L87 Difference]: Start difference. First operand 19 states and 20 transitions. Second operand 3 states. [2018-11-23 10:10:10,643 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:10,643 INFO L93 Difference]: Finished difference Result 32 states and 34 transitions. [2018-11-23 10:10:10,643 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 10:10:10,643 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 13 [2018-11-23 10:10:10,644 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 10:10:10,644 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 3 states. [2018-11-23 10:10:10,648 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 3 states to 3 states and 34 transitions. [2018-11-23 10:10:10,648 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 3 states. [2018-11-23 10:10:10,650 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 3 states to 3 states and 34 transitions. [2018-11-23 10:10:10,650 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 3 states and 34 transitions. [2018-11-23 10:10:10,853 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 34 edges. 34 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:10,855 INFO L225 Difference]: With dead ends: 32 [2018-11-23 10:10:10,856 INFO L226 Difference]: Without dead ends: 21 [2018-11-23 10:10:10,857 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 12 GetRequests, 11 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 10:10:10,857 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 21 states. [2018-11-23 10:10:10,984 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 21 to 20. [2018-11-23 10:10:10,984 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2018-11-23 10:10:10,985 INFO L82 GeneralOperation]: Start isEquivalent. First operand 21 states. Second operand 20 states. [2018-11-23 10:10:10,985 INFO L74 IsIncluded]: Start isIncluded. First operand 21 states. Second operand 20 states. [2018-11-23 10:10:10,985 INFO L87 Difference]: Start difference. First operand 21 states. Second operand 20 states. [2018-11-23 10:10:10,987 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:10,988 INFO L93 Difference]: Finished difference Result 21 states and 22 transitions. [2018-11-23 10:10:10,988 INFO L276 IsEmpty]: Start isEmpty. Operand 21 states and 22 transitions. [2018-11-23 10:10:10,988 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:10,989 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:10,989 INFO L74 IsIncluded]: Start isIncluded. First operand 20 states. Second operand 21 states. [2018-11-23 10:10:10,989 INFO L87 Difference]: Start difference. First operand 20 states. Second operand 21 states. [2018-11-23 10:10:10,991 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:10,991 INFO L93 Difference]: Finished difference Result 21 states and 22 transitions. [2018-11-23 10:10:10,992 INFO L276 IsEmpty]: Start isEmpty. Operand 21 states and 22 transitions. [2018-11-23 10:10:10,992 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:10,992 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:10,993 INFO L88 GeneralOperation]: Finished isEquivalent. [2018-11-23 10:10:10,993 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2018-11-23 10:10:10,993 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 20 states. [2018-11-23 10:10:10,995 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 20 states to 20 states and 21 transitions. [2018-11-23 10:10:10,995 INFO L78 Accepts]: Start accepts. Automaton has 20 states and 21 transitions. Word has length 13 [2018-11-23 10:10:10,995 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 10:10:10,995 INFO L480 AbstractCegarLoop]: Abstraction has 20 states and 21 transitions. [2018-11-23 10:10:10,996 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 10:10:10,996 INFO L276 IsEmpty]: Start isEmpty. Operand 20 states and 21 transitions. [2018-11-23 10:10:10,996 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 16 [2018-11-23 10:10:10,997 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:10:10,997 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:10:10,997 INFO L423 AbstractCegarLoop]: === Iteration 3 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:10:10,998 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:10:10,998 INFO L82 PathProgramCache]: Analyzing trace with hash 31729808, now seen corresponding path program 1 times [2018-11-23 10:10:10,998 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:10:10,998 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 4 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 4 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:10:11,026 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 10:10:11,069 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:11,097 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:11,098 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:10:11,253 INFO L256 TraceCheckUtils]: 0: Hoare triple {339#true} call ULTIMATE.init(); {339#true} is VALID [2018-11-23 10:10:11,253 INFO L273 TraceCheckUtils]: 1: Hoare triple {339#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {339#true} is VALID [2018-11-23 10:10:11,254 INFO L273 TraceCheckUtils]: 2: Hoare triple {339#true} assume true; {339#true} is VALID [2018-11-23 10:10:11,254 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {339#true} {339#true} #49#return; {339#true} is VALID [2018-11-23 10:10:11,255 INFO L256 TraceCheckUtils]: 4: Hoare triple {339#true} call #t~ret5 := main(); {339#true} is VALID [2018-11-23 10:10:11,267 INFO L273 TraceCheckUtils]: 5: Hoare triple {339#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {359#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:11,282 INFO L273 TraceCheckUtils]: 6: Hoare triple {359#(= main_~i~0 (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {359#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:11,288 INFO L273 TraceCheckUtils]: 7: Hoare triple {359#(= main_~i~0 (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {366#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:11,289 INFO L273 TraceCheckUtils]: 8: Hoare triple {366#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} assume !~bvslt32(~i~0, 100000bv32); {340#false} is VALID [2018-11-23 10:10:11,289 INFO L273 TraceCheckUtils]: 9: Hoare triple {340#false} havoc ~x~0;~x~0 := 0bv32; {340#false} is VALID [2018-11-23 10:10:11,289 INFO L273 TraceCheckUtils]: 10: Hoare triple {340#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {340#false} is VALID [2018-11-23 10:10:11,289 INFO L256 TraceCheckUtils]: 11: Hoare triple {340#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {340#false} is VALID [2018-11-23 10:10:11,290 INFO L273 TraceCheckUtils]: 12: Hoare triple {340#false} ~cond := #in~cond; {340#false} is VALID [2018-11-23 10:10:11,290 INFO L273 TraceCheckUtils]: 13: Hoare triple {340#false} assume 0bv32 == ~cond; {340#false} is VALID [2018-11-23 10:10:11,290 INFO L273 TraceCheckUtils]: 14: Hoare triple {340#false} assume !false; {340#false} is VALID [2018-11-23 10:10:11,291 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 10:10:11,292 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 10:10:11,381 INFO L273 TraceCheckUtils]: 14: Hoare triple {340#false} assume !false; {340#false} is VALID [2018-11-23 10:10:11,382 INFO L273 TraceCheckUtils]: 13: Hoare triple {340#false} assume 0bv32 == ~cond; {340#false} is VALID [2018-11-23 10:10:11,382 INFO L273 TraceCheckUtils]: 12: Hoare triple {340#false} ~cond := #in~cond; {340#false} is VALID [2018-11-23 10:10:11,382 INFO L256 TraceCheckUtils]: 11: Hoare triple {340#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {340#false} is VALID [2018-11-23 10:10:11,383 INFO L273 TraceCheckUtils]: 10: Hoare triple {340#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {340#false} is VALID [2018-11-23 10:10:11,383 INFO L273 TraceCheckUtils]: 9: Hoare triple {340#false} havoc ~x~0;~x~0 := 0bv32; {340#false} is VALID [2018-11-23 10:10:11,386 INFO L273 TraceCheckUtils]: 8: Hoare triple {406#(bvslt main_~i~0 (_ bv100000 32))} assume !~bvslt32(~i~0, 100000bv32); {340#false} is VALID [2018-11-23 10:10:11,387 INFO L273 TraceCheckUtils]: 7: Hoare triple {410#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {406#(bvslt main_~i~0 (_ bv100000 32))} is VALID [2018-11-23 10:10:11,388 INFO L273 TraceCheckUtils]: 6: Hoare triple {410#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {410#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:11,390 INFO L273 TraceCheckUtils]: 5: Hoare triple {339#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {410#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:11,390 INFO L256 TraceCheckUtils]: 4: Hoare triple {339#true} call #t~ret5 := main(); {339#true} is VALID [2018-11-23 10:10:11,390 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {339#true} {339#true} #49#return; {339#true} is VALID [2018-11-23 10:10:11,391 INFO L273 TraceCheckUtils]: 2: Hoare triple {339#true} assume true; {339#true} is VALID [2018-11-23 10:10:11,391 INFO L273 TraceCheckUtils]: 1: Hoare triple {339#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {339#true} is VALID [2018-11-23 10:10:11,392 INFO L256 TraceCheckUtils]: 0: Hoare triple {339#true} call ULTIMATE.init(); {339#true} is VALID [2018-11-23 10:10:11,393 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 10:10:11,396 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-11-23 10:10:11,397 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4] total 6 [2018-11-23 10:10:11,397 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 15 [2018-11-23 10:10:11,398 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:10:11,398 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 6 states. [2018-11-23 10:10:11,448 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 19 edges. 19 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:11,449 INFO L459 AbstractCegarLoop]: Interpolant automaton has 6 states [2018-11-23 10:10:11,449 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 6 interpolants. [2018-11-23 10:10:11,449 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=13, Invalid=17, Unknown=0, NotChecked=0, Total=30 [2018-11-23 10:10:11,449 INFO L87 Difference]: Start difference. First operand 20 states and 21 transitions. Second operand 6 states. [2018-11-23 10:10:11,776 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:11,777 INFO L93 Difference]: Finished difference Result 37 states and 41 transitions. [2018-11-23 10:10:11,777 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 6 states. [2018-11-23 10:10:11,777 INFO L78 Accepts]: Start accepts. Automaton has 6 states. Word has length 15 [2018-11-23 10:10:11,777 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 10:10:11,777 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 6 states. [2018-11-23 10:10:11,780 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 6 states to 6 states and 41 transitions. [2018-11-23 10:10:11,781 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 6 states. [2018-11-23 10:10:11,783 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 6 states to 6 states and 41 transitions. [2018-11-23 10:10:11,783 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 6 states and 41 transitions. [2018-11-23 10:10:11,918 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 41 edges. 41 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:11,920 INFO L225 Difference]: With dead ends: 37 [2018-11-23 10:10:11,921 INFO L226 Difference]: Without dead ends: 26 [2018-11-23 10:10:11,921 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 30 GetRequests, 25 SyntacticMatches, 0 SemanticMatches, 5 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=19, Invalid=23, Unknown=0, NotChecked=0, Total=42 [2018-11-23 10:10:11,922 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 26 states. [2018-11-23 10:10:11,937 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 26 to 26. [2018-11-23 10:10:11,937 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2018-11-23 10:10:11,937 INFO L82 GeneralOperation]: Start isEquivalent. First operand 26 states. Second operand 26 states. [2018-11-23 10:10:11,937 INFO L74 IsIncluded]: Start isIncluded. First operand 26 states. Second operand 26 states. [2018-11-23 10:10:11,938 INFO L87 Difference]: Start difference. First operand 26 states. Second operand 26 states. [2018-11-23 10:10:11,940 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:11,940 INFO L93 Difference]: Finished difference Result 26 states and 27 transitions. [2018-11-23 10:10:11,940 INFO L276 IsEmpty]: Start isEmpty. Operand 26 states and 27 transitions. [2018-11-23 10:10:11,941 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:11,941 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:11,941 INFO L74 IsIncluded]: Start isIncluded. First operand 26 states. Second operand 26 states. [2018-11-23 10:10:11,941 INFO L87 Difference]: Start difference. First operand 26 states. Second operand 26 states. [2018-11-23 10:10:11,943 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:11,944 INFO L93 Difference]: Finished difference Result 26 states and 27 transitions. [2018-11-23 10:10:11,944 INFO L276 IsEmpty]: Start isEmpty. Operand 26 states and 27 transitions. [2018-11-23 10:10:11,944 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:11,945 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:11,945 INFO L88 GeneralOperation]: Finished isEquivalent. [2018-11-23 10:10:11,945 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2018-11-23 10:10:11,945 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 26 states. [2018-11-23 10:10:11,947 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 26 states to 26 states and 27 transitions. [2018-11-23 10:10:11,947 INFO L78 Accepts]: Start accepts. Automaton has 26 states and 27 transitions. Word has length 15 [2018-11-23 10:10:11,948 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 10:10:11,948 INFO L480 AbstractCegarLoop]: Abstraction has 26 states and 27 transitions. [2018-11-23 10:10:11,948 INFO L481 AbstractCegarLoop]: Interpolant automaton has 6 states. [2018-11-23 10:10:11,948 INFO L276 IsEmpty]: Start isEmpty. Operand 26 states and 27 transitions. [2018-11-23 10:10:11,949 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 22 [2018-11-23 10:10:11,949 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:10:11,949 INFO L402 BasicCegarLoop]: trace histogram [4, 4, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:10:11,949 INFO L423 AbstractCegarLoop]: === Iteration 4 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:10:11,950 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:10:11,950 INFO L82 PathProgramCache]: Analyzing trace with hash -1149264150, now seen corresponding path program 2 times [2018-11-23 10:10:11,951 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:10:11,951 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 5 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 5 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:10:11,968 INFO L101 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST1 [2018-11-23 10:10:12,015 INFO L249 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-11-23 10:10:12,016 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2018-11-23 10:10:12,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:12,041 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:10:12,221 INFO L256 TraceCheckUtils]: 0: Hoare triple {578#true} call ULTIMATE.init(); {578#true} is VALID [2018-11-23 10:10:12,222 INFO L273 TraceCheckUtils]: 1: Hoare triple {578#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {578#true} is VALID [2018-11-23 10:10:12,222 INFO L273 TraceCheckUtils]: 2: Hoare triple {578#true} assume true; {578#true} is VALID [2018-11-23 10:10:12,223 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {578#true} {578#true} #49#return; {578#true} is VALID [2018-11-23 10:10:12,223 INFO L256 TraceCheckUtils]: 4: Hoare triple {578#true} call #t~ret5 := main(); {578#true} is VALID [2018-11-23 10:10:12,224 INFO L273 TraceCheckUtils]: 5: Hoare triple {578#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {598#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:12,226 INFO L273 TraceCheckUtils]: 6: Hoare triple {598#(= main_~i~0 (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {598#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:12,228 INFO L273 TraceCheckUtils]: 7: Hoare triple {598#(= main_~i~0 (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {605#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:12,228 INFO L273 TraceCheckUtils]: 8: Hoare triple {605#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {605#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:12,233 INFO L273 TraceCheckUtils]: 9: Hoare triple {605#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {612#(= (_ bv2 32) main_~i~0)} is VALID [2018-11-23 10:10:12,243 INFO L273 TraceCheckUtils]: 10: Hoare triple {612#(= (_ bv2 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {612#(= (_ bv2 32) main_~i~0)} is VALID [2018-11-23 10:10:12,244 INFO L273 TraceCheckUtils]: 11: Hoare triple {612#(= (_ bv2 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {619#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:12,244 INFO L273 TraceCheckUtils]: 12: Hoare triple {619#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {619#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:12,245 INFO L273 TraceCheckUtils]: 13: Hoare triple {619#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {626#(= (_ bv4 32) main_~i~0)} is VALID [2018-11-23 10:10:12,246 INFO L273 TraceCheckUtils]: 14: Hoare triple {626#(= (_ bv4 32) main_~i~0)} assume !~bvslt32(~i~0, 100000bv32); {579#false} is VALID [2018-11-23 10:10:12,246 INFO L273 TraceCheckUtils]: 15: Hoare triple {579#false} havoc ~x~0;~x~0 := 0bv32; {579#false} is VALID [2018-11-23 10:10:12,246 INFO L273 TraceCheckUtils]: 16: Hoare triple {579#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {579#false} is VALID [2018-11-23 10:10:12,247 INFO L256 TraceCheckUtils]: 17: Hoare triple {579#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {579#false} is VALID [2018-11-23 10:10:12,247 INFO L273 TraceCheckUtils]: 18: Hoare triple {579#false} ~cond := #in~cond; {579#false} is VALID [2018-11-23 10:10:12,247 INFO L273 TraceCheckUtils]: 19: Hoare triple {579#false} assume 0bv32 == ~cond; {579#false} is VALID [2018-11-23 10:10:12,247 INFO L273 TraceCheckUtils]: 20: Hoare triple {579#false} assume !false; {579#false} is VALID [2018-11-23 10:10:12,249 INFO L134 CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 10:10:12,249 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 10:10:12,467 INFO L273 TraceCheckUtils]: 20: Hoare triple {579#false} assume !false; {579#false} is VALID [2018-11-23 10:10:12,467 INFO L273 TraceCheckUtils]: 19: Hoare triple {579#false} assume 0bv32 == ~cond; {579#false} is VALID [2018-11-23 10:10:12,467 INFO L273 TraceCheckUtils]: 18: Hoare triple {579#false} ~cond := #in~cond; {579#false} is VALID [2018-11-23 10:10:12,468 INFO L256 TraceCheckUtils]: 17: Hoare triple {579#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {579#false} is VALID [2018-11-23 10:10:12,468 INFO L273 TraceCheckUtils]: 16: Hoare triple {579#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {579#false} is VALID [2018-11-23 10:10:12,469 INFO L273 TraceCheckUtils]: 15: Hoare triple {579#false} havoc ~x~0;~x~0 := 0bv32; {579#false} is VALID [2018-11-23 10:10:12,469 INFO L273 TraceCheckUtils]: 14: Hoare triple {666#(bvslt main_~i~0 (_ bv100000 32))} assume !~bvslt32(~i~0, 100000bv32); {579#false} is VALID [2018-11-23 10:10:12,470 INFO L273 TraceCheckUtils]: 13: Hoare triple {670#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {666#(bvslt main_~i~0 (_ bv100000 32))} is VALID [2018-11-23 10:10:12,470 INFO L273 TraceCheckUtils]: 12: Hoare triple {670#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {670#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:12,475 INFO L273 TraceCheckUtils]: 11: Hoare triple {677#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {670#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:12,476 INFO L273 TraceCheckUtils]: 10: Hoare triple {677#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {677#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:12,484 INFO L273 TraceCheckUtils]: 9: Hoare triple {684#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {677#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:12,484 INFO L273 TraceCheckUtils]: 8: Hoare triple {684#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {684#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:12,491 INFO L273 TraceCheckUtils]: 7: Hoare triple {691#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {684#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:12,492 INFO L273 TraceCheckUtils]: 6: Hoare triple {691#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {691#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:12,493 INFO L273 TraceCheckUtils]: 5: Hoare triple {578#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {691#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:12,493 INFO L256 TraceCheckUtils]: 4: Hoare triple {578#true} call #t~ret5 := main(); {578#true} is VALID [2018-11-23 10:10:12,493 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {578#true} {578#true} #49#return; {578#true} is VALID [2018-11-23 10:10:12,494 INFO L273 TraceCheckUtils]: 2: Hoare triple {578#true} assume true; {578#true} is VALID [2018-11-23 10:10:12,494 INFO L273 TraceCheckUtils]: 1: Hoare triple {578#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {578#true} is VALID [2018-11-23 10:10:12,494 INFO L256 TraceCheckUtils]: 0: Hoare triple {578#true} call ULTIMATE.init(); {578#true} is VALID [2018-11-23 10:10:12,495 INFO L134 CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 16 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 10:10:12,497 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-11-23 10:10:12,498 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7] total 12 [2018-11-23 10:10:12,498 INFO L78 Accepts]: Start accepts. Automaton has 12 states. Word has length 21 [2018-11-23 10:10:12,500 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:10:12,500 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 12 states. [2018-11-23 10:10:12,585 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 31 edges. 31 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:12,585 INFO L459 AbstractCegarLoop]: Interpolant automaton has 12 states [2018-11-23 10:10:12,586 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants. [2018-11-23 10:10:12,586 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132 [2018-11-23 10:10:12,586 INFO L87 Difference]: Start difference. First operand 26 states and 27 transitions. Second operand 12 states. [2018-11-23 10:10:13,509 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:13,510 INFO L93 Difference]: Finished difference Result 49 states and 56 transitions. [2018-11-23 10:10:13,510 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. [2018-11-23 10:10:13,510 INFO L78 Accepts]: Start accepts. Automaton has 12 states. Word has length 21 [2018-11-23 10:10:13,510 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 10:10:13,510 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 12 states. [2018-11-23 10:10:13,513 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 12 states to 12 states and 56 transitions. [2018-11-23 10:10:13,513 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 12 states. [2018-11-23 10:10:13,516 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 12 states to 12 states and 56 transitions. [2018-11-23 10:10:13,517 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 12 states and 56 transitions. [2018-11-23 10:10:13,632 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 56 edges. 56 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:13,634 INFO L225 Difference]: With dead ends: 49 [2018-11-23 10:10:13,634 INFO L226 Difference]: Without dead ends: 38 [2018-11-23 10:10:13,635 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 45 GetRequests, 31 SyntacticMatches, 0 SemanticMatches, 14 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 6 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=94, Invalid=146, Unknown=0, NotChecked=0, Total=240 [2018-11-23 10:10:13,636 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 38 states. [2018-11-23 10:10:13,658 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 38 to 38. [2018-11-23 10:10:13,658 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2018-11-23 10:10:13,658 INFO L82 GeneralOperation]: Start isEquivalent. First operand 38 states. Second operand 38 states. [2018-11-23 10:10:13,658 INFO L74 IsIncluded]: Start isIncluded. First operand 38 states. Second operand 38 states. [2018-11-23 10:10:13,659 INFO L87 Difference]: Start difference. First operand 38 states. Second operand 38 states. [2018-11-23 10:10:13,663 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:13,663 INFO L93 Difference]: Finished difference Result 38 states and 39 transitions. [2018-11-23 10:10:13,663 INFO L276 IsEmpty]: Start isEmpty. Operand 38 states and 39 transitions. [2018-11-23 10:10:13,664 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:13,664 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:13,664 INFO L74 IsIncluded]: Start isIncluded. First operand 38 states. Second operand 38 states. [2018-11-23 10:10:13,664 INFO L87 Difference]: Start difference. First operand 38 states. Second operand 38 states. [2018-11-23 10:10:13,667 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:13,667 INFO L93 Difference]: Finished difference Result 38 states and 39 transitions. [2018-11-23 10:10:13,667 INFO L276 IsEmpty]: Start isEmpty. Operand 38 states and 39 transitions. [2018-11-23 10:10:13,668 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:13,668 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:13,668 INFO L88 GeneralOperation]: Finished isEquivalent. [2018-11-23 10:10:13,669 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2018-11-23 10:10:13,669 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 38 states. [2018-11-23 10:10:13,671 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 38 states to 38 states and 39 transitions. [2018-11-23 10:10:13,671 INFO L78 Accepts]: Start accepts. Automaton has 38 states and 39 transitions. Word has length 21 [2018-11-23 10:10:13,671 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 10:10:13,672 INFO L480 AbstractCegarLoop]: Abstraction has 38 states and 39 transitions. [2018-11-23 10:10:13,672 INFO L481 AbstractCegarLoop]: Interpolant automaton has 12 states. [2018-11-23 10:10:13,672 INFO L276 IsEmpty]: Start isEmpty. Operand 38 states and 39 transitions. [2018-11-23 10:10:13,673 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 34 [2018-11-23 10:10:13,673 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:10:13,673 INFO L402 BasicCegarLoop]: trace histogram [10, 10, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:10:13,674 INFO L423 AbstractCegarLoop]: === Iteration 5 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:10:13,674 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:10:13,674 INFO L82 PathProgramCache]: Analyzing trace with hash -1253693154, now seen corresponding path program 3 times [2018-11-23 10:10:13,675 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:10:13,675 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 6 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 6 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:10:13,698 INFO L101 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2 [2018-11-23 10:10:13,786 INFO L249 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 3 check-sat command(s) [2018-11-23 10:10:13,786 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2018-11-23 10:10:13,828 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:13,830 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:10:14,002 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 1 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 1 [2018-11-23 10:10:14,003 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-11-23 10:10:14,015 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:10:14,015 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 1 variables, input treesize:15, output treesize:11 [2018-11-23 10:10:14,206 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 1 stores, 2 select indices, 2 select index equivalence classes, 1 disjoint index pairs (out of 1 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 25 treesize of output 27 [2018-11-23 10:10:14,217 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 22 treesize of output 21 [2018-11-23 10:10:14,220 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 1 xjuncts. [2018-11-23 10:10:14,238 INFO L267 ElimStorePlain]: Start of recursive call 2: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:10:14,274 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-2 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:10:14,274 INFO L202 ElimStorePlain]: Needed 3 recursive calls to eliminate 1 variables, input treesize:39, output treesize:35 [2018-11-23 10:10:14,867 WARN L180 SmtUtils]: Spent 143.00 ms on a formula simplification that was a NOOP. DAG size: 35 [2018-11-23 10:10:14,943 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 0 stores, 2 select indices, 2 select index equivalence classes, 1 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 0 case distinctions, treesize of input 37 treesize of output 33 [2018-11-23 10:10:14,962 INFO L683 Elim1Store]: detected equality via solver [2018-11-23 10:10:14,964 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 24 treesize of output 20 [2018-11-23 10:10:14,967 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 1 xjuncts. [2018-11-23 10:10:14,999 INFO L683 Elim1Store]: detected equality via solver [2018-11-23 10:10:15,000 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 15 treesize of output 11 [2018-11-23 10:10:15,006 INFO L267 ElimStorePlain]: Start of recursive call 4: End of recursive call: and 1 xjuncts. [2018-11-23 10:10:15,019 INFO L267 ElimStorePlain]: Start of recursive call 2: 2 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:10:15,046 INFO L267 ElimStorePlain]: Start of recursive call 1: 3 dim-0 vars, 1 dim-2 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:10:15,047 INFO L202 ElimStorePlain]: Needed 4 recursive calls to eliminate 4 variables, input treesize:50, output treesize:3 [2018-11-23 10:10:15,060 WARN L383 uantifierElimination]: Trying to double check SDD result, but SMT solver's response was UNKNOWN. [2018-11-23 10:10:15,060 WARN L384 uantifierElimination]: Input elimination task: ∃ [|#memory_int|, |main_~#b~0.base|, main_~i~0, |main_~#a~0.base|]. (let ((.cse0 (select |#memory_int| |main_~#b~0.base|)) (.cse1 (bvadd main_~i~0 (_ bv4294967295 32))) (.cse2 (select |#memory_int| |main_~#a~0.base|))) (and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= (select .cse0 (_ bv399996 32)) |main_#t~mem4|) (bvslt .cse1 (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select .cse0 (bvadd (bvmul (_ bv4 32) main_~i~0) (_ bv4294967292 32))) (select .cse2 (bvadd (bvmul (_ bv4 32) (bvneg .cse1)) (_ bv399996 32)))) (= (select .cse2 (_ bv0 32)) |main_#t~mem3|))) [2018-11-23 10:10:15,061 WARN L385 uantifierElimination]: ElimStorePlain result: ∃ []. (= |main_#t~mem4| |main_#t~mem3|) [2018-11-23 10:10:15,167 INFO L256 TraceCheckUtils]: 0: Hoare triple {925#true} call ULTIMATE.init(); {925#true} is VALID [2018-11-23 10:10:15,168 INFO L273 TraceCheckUtils]: 1: Hoare triple {925#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {925#true} is VALID [2018-11-23 10:10:15,168 INFO L273 TraceCheckUtils]: 2: Hoare triple {925#true} assume true; {925#true} is VALID [2018-11-23 10:10:15,168 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {925#true} {925#true} #49#return; {925#true} is VALID [2018-11-23 10:10:15,169 INFO L256 TraceCheckUtils]: 4: Hoare triple {925#true} call #t~ret5 := main(); {925#true} is VALID [2018-11-23 10:10:15,169 INFO L273 TraceCheckUtils]: 5: Hoare triple {925#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,170 INFO L273 TraceCheckUtils]: 6: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,176 INFO L273 TraceCheckUtils]: 7: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,177 INFO L273 TraceCheckUtils]: 8: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,178 INFO L273 TraceCheckUtils]: 9: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,178 INFO L273 TraceCheckUtils]: 10: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,179 INFO L273 TraceCheckUtils]: 11: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,180 INFO L273 TraceCheckUtils]: 12: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,180 INFO L273 TraceCheckUtils]: 13: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,181 INFO L273 TraceCheckUtils]: 14: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,182 INFO L273 TraceCheckUtils]: 15: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,184 INFO L273 TraceCheckUtils]: 16: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,185 INFO L273 TraceCheckUtils]: 17: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,186 INFO L273 TraceCheckUtils]: 18: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,187 INFO L273 TraceCheckUtils]: 19: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,188 INFO L273 TraceCheckUtils]: 20: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,189 INFO L273 TraceCheckUtils]: 21: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,191 INFO L273 TraceCheckUtils]: 22: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,207 INFO L273 TraceCheckUtils]: 23: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:15,210 INFO L273 TraceCheckUtils]: 24: Hoare triple {945#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1003#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (bvslt main_~i~0 (_ bv100000 32)) (= |main_~#b~0.offset| (_ bv0 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|))) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:17,216 INFO L273 TraceCheckUtils]: 25: Hoare triple {1003#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (bvslt main_~i~0 (_ bv100000 32)) (= |main_~#b~0.offset| (_ bv0 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|))) (= |main_~#a~0.offset| (_ bv0 32)))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1007#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (= |main_~#a~0.offset| (_ bv0 32)) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))} is UNKNOWN [2018-11-23 10:10:17,234 INFO L273 TraceCheckUtils]: 26: Hoare triple {1007#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (= |main_~#a~0.offset| (_ bv0 32)) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))} assume !~bvslt32(~i~0, 100000bv32); {1011#(and (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))) (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:17,239 INFO L273 TraceCheckUtils]: 27: Hoare triple {1011#(and (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))) (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} havoc ~x~0;~x~0 := 0bv32; {1015#(and (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))) (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= main_~x~0 (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} is VALID [2018-11-23 10:10:17,246 INFO L273 TraceCheckUtils]: 28: Hoare triple {1015#(and (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))) (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= |main_~#b~0.offset| (_ bv0 32)) (= main_~x~0 (_ bv0 32)) (= |main_~#a~0.offset| (_ bv0 32)))} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1019#(= |main_#t~mem4| |main_#t~mem3|)} is VALID [2018-11-23 10:10:17,255 INFO L256 TraceCheckUtils]: 29: Hoare triple {1019#(= |main_#t~mem4| |main_#t~mem3|)} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1023#(= (bvadd |__VERIFIER_assert_#in~cond| (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:17,273 INFO L273 TraceCheckUtils]: 30: Hoare triple {1023#(= (bvadd |__VERIFIER_assert_#in~cond| (_ bv4294967295 32)) (_ bv0 32))} ~cond := #in~cond; {1027#(= (bvadd __VERIFIER_assert_~cond (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:17,282 INFO L273 TraceCheckUtils]: 31: Hoare triple {1027#(= (bvadd __VERIFIER_assert_~cond (_ bv4294967295 32)) (_ bv0 32))} assume 0bv32 == ~cond; {926#false} is VALID [2018-11-23 10:10:17,282 INFO L273 TraceCheckUtils]: 32: Hoare triple {926#false} assume !false; {926#false} is VALID [2018-11-23 10:10:17,291 INFO L134 CoverageAnalysis]: Checked inductivity of 100 backedges. 19 proven. 0 refuted. 0 times theorem prover too weak. 81 trivial. 0 not checked. [2018-11-23 10:10:17,291 INFO L312 TraceCheckSpWp]: Omiting computation of backward sequence because forward sequence was already perfect [2018-11-23 10:10:17,296 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 10:10:17,296 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10 [2018-11-23 10:10:17,297 INFO L78 Accepts]: Start accepts. Automaton has 10 states. Word has length 33 [2018-11-23 10:10:17,297 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:10:17,297 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 10 states. [2018-11-23 10:10:21,384 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 17 edges. 15 inductive. 0 not inductive. 2 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:21,384 INFO L459 AbstractCegarLoop]: Interpolant automaton has 10 states [2018-11-23 10:10:21,384 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants. [2018-11-23 10:10:21,385 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=68, Unknown=0, NotChecked=0, Total=90 [2018-11-23 10:10:21,385 INFO L87 Difference]: Start difference. First operand 38 states and 39 transitions. Second operand 10 states. [2018-11-23 10:10:22,286 WARN L180 SmtUtils]: Spent 100.00 ms on a formula simplification that was a NOOP. DAG size: 33 [2018-11-23 10:10:22,525 WARN L180 SmtUtils]: Spent 107.00 ms on a formula simplification that was a NOOP. DAG size: 35 [2018-11-23 10:10:22,845 WARN L180 SmtUtils]: Spent 119.00 ms on a formula simplification that was a NOOP. DAG size: 38 [2018-11-23 10:10:23,665 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:23,665 INFO L93 Difference]: Finished difference Result 48 states and 49 transitions. [2018-11-23 10:10:23,666 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 11 states. [2018-11-23 10:10:23,666 INFO L78 Accepts]: Start accepts. Automaton has 10 states. Word has length 33 [2018-11-23 10:10:23,666 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 10:10:23,666 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 10 states. [2018-11-23 10:10:23,668 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 11 states to 11 states and 32 transitions. [2018-11-23 10:10:23,669 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 10 states. [2018-11-23 10:10:23,671 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 11 states to 11 states and 32 transitions. [2018-11-23 10:10:23,671 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 11 states and 32 transitions. [2018-11-23 10:10:31,828 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 32 edges. 28 inductive. 0 not inductive. 4 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:31,830 INFO L225 Difference]: With dead ends: 48 [2018-11-23 10:10:31,830 INFO L226 Difference]: Without dead ends: 46 [2018-11-23 10:10:31,831 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 37 GetRequests, 24 SyntacticMatches, 0 SemanticMatches, 13 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 24 ImplicationChecksByTransitivity, 1.3s TimeCoverageRelationStatistics Valid=52, Invalid=158, Unknown=0, NotChecked=0, Total=210 [2018-11-23 10:10:31,831 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 46 states. [2018-11-23 10:10:31,947 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 46 to 44. [2018-11-23 10:10:31,947 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2018-11-23 10:10:31,948 INFO L82 GeneralOperation]: Start isEquivalent. First operand 46 states. Second operand 44 states. [2018-11-23 10:10:31,948 INFO L74 IsIncluded]: Start isIncluded. First operand 46 states. Second operand 44 states. [2018-11-23 10:10:31,948 INFO L87 Difference]: Start difference. First operand 46 states. Second operand 44 states. [2018-11-23 10:10:31,950 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:31,950 INFO L93 Difference]: Finished difference Result 46 states and 47 transitions. [2018-11-23 10:10:31,951 INFO L276 IsEmpty]: Start isEmpty. Operand 46 states and 47 transitions. [2018-11-23 10:10:31,951 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:31,951 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:31,952 INFO L74 IsIncluded]: Start isIncluded. First operand 44 states. Second operand 46 states. [2018-11-23 10:10:31,952 INFO L87 Difference]: Start difference. First operand 44 states. Second operand 46 states. [2018-11-23 10:10:31,954 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:31,955 INFO L93 Difference]: Finished difference Result 46 states and 47 transitions. [2018-11-23 10:10:31,955 INFO L276 IsEmpty]: Start isEmpty. Operand 46 states and 47 transitions. [2018-11-23 10:10:31,956 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:31,956 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:31,956 INFO L88 GeneralOperation]: Finished isEquivalent. [2018-11-23 10:10:31,956 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2018-11-23 10:10:31,956 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 44 states. [2018-11-23 10:10:31,959 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 44 states to 44 states and 45 transitions. [2018-11-23 10:10:31,959 INFO L78 Accepts]: Start accepts. Automaton has 44 states and 45 transitions. Word has length 33 [2018-11-23 10:10:31,959 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 10:10:31,959 INFO L480 AbstractCegarLoop]: Abstraction has 44 states and 45 transitions. [2018-11-23 10:10:31,960 INFO L481 AbstractCegarLoop]: Interpolant automaton has 10 states. [2018-11-23 10:10:31,960 INFO L276 IsEmpty]: Start isEmpty. Operand 44 states and 45 transitions. [2018-11-23 10:10:31,961 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 42 [2018-11-23 10:10:31,961 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:10:31,962 INFO L402 BasicCegarLoop]: trace histogram [10, 10, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:10:31,962 INFO L423 AbstractCegarLoop]: === Iteration 6 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:10:31,962 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:10:31,962 INFO L82 PathProgramCache]: Analyzing trace with hash -972720811, now seen corresponding path program 1 times [2018-11-23 10:10:31,963 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:10:31,963 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 7 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 7 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:10:31,993 INFO L101 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY [2018-11-23 10:10:32,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:32,082 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:32,083 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:10:32,473 INFO L256 TraceCheckUtils]: 0: Hoare triple {1269#true} call ULTIMATE.init(); {1269#true} is VALID [2018-11-23 10:10:32,473 INFO L273 TraceCheckUtils]: 1: Hoare triple {1269#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {1269#true} is VALID [2018-11-23 10:10:32,474 INFO L273 TraceCheckUtils]: 2: Hoare triple {1269#true} assume true; {1269#true} is VALID [2018-11-23 10:10:32,474 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {1269#true} {1269#true} #49#return; {1269#true} is VALID [2018-11-23 10:10:32,474 INFO L256 TraceCheckUtils]: 4: Hoare triple {1269#true} call #t~ret5 := main(); {1269#true} is VALID [2018-11-23 10:10:32,474 INFO L273 TraceCheckUtils]: 5: Hoare triple {1269#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {1289#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:32,475 INFO L273 TraceCheckUtils]: 6: Hoare triple {1289#(= main_~i~0 (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1289#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:32,475 INFO L273 TraceCheckUtils]: 7: Hoare triple {1289#(= main_~i~0 (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1296#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,476 INFO L273 TraceCheckUtils]: 8: Hoare triple {1296#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1296#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,476 INFO L273 TraceCheckUtils]: 9: Hoare triple {1296#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1303#(= (_ bv2 32) main_~i~0)} is VALID [2018-11-23 10:10:32,477 INFO L273 TraceCheckUtils]: 10: Hoare triple {1303#(= (_ bv2 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1303#(= (_ bv2 32) main_~i~0)} is VALID [2018-11-23 10:10:32,477 INFO L273 TraceCheckUtils]: 11: Hoare triple {1303#(= (_ bv2 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1310#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,478 INFO L273 TraceCheckUtils]: 12: Hoare triple {1310#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1310#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,479 INFO L273 TraceCheckUtils]: 13: Hoare triple {1310#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1317#(= (_ bv4 32) main_~i~0)} is VALID [2018-11-23 10:10:32,481 INFO L273 TraceCheckUtils]: 14: Hoare triple {1317#(= (_ bv4 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1317#(= (_ bv4 32) main_~i~0)} is VALID [2018-11-23 10:10:32,482 INFO L273 TraceCheckUtils]: 15: Hoare triple {1317#(= (_ bv4 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1324#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,483 INFO L273 TraceCheckUtils]: 16: Hoare triple {1324#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1324#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,484 INFO L273 TraceCheckUtils]: 17: Hoare triple {1324#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1331#(= (_ bv6 32) main_~i~0)} is VALID [2018-11-23 10:10:32,484 INFO L273 TraceCheckUtils]: 18: Hoare triple {1331#(= (_ bv6 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1331#(= (_ bv6 32) main_~i~0)} is VALID [2018-11-23 10:10:32,485 INFO L273 TraceCheckUtils]: 19: Hoare triple {1331#(= (_ bv6 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1338#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,487 INFO L273 TraceCheckUtils]: 20: Hoare triple {1338#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1338#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,488 INFO L273 TraceCheckUtils]: 21: Hoare triple {1338#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1345#(= (_ bv8 32) main_~i~0)} is VALID [2018-11-23 10:10:32,489 INFO L273 TraceCheckUtils]: 22: Hoare triple {1345#(= (_ bv8 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1345#(= (_ bv8 32) main_~i~0)} is VALID [2018-11-23 10:10:32,490 INFO L273 TraceCheckUtils]: 23: Hoare triple {1345#(= (_ bv8 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1352#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,490 INFO L273 TraceCheckUtils]: 24: Hoare triple {1352#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1352#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:32,491 INFO L273 TraceCheckUtils]: 25: Hoare triple {1352#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1359#(= (_ bv10 32) main_~i~0)} is VALID [2018-11-23 10:10:32,492 INFO L273 TraceCheckUtils]: 26: Hoare triple {1359#(= (_ bv10 32) main_~i~0)} assume !~bvslt32(~i~0, 100000bv32); {1270#false} is VALID [2018-11-23 10:10:32,492 INFO L273 TraceCheckUtils]: 27: Hoare triple {1270#false} havoc ~x~0;~x~0 := 0bv32; {1270#false} is VALID [2018-11-23 10:10:32,493 INFO L273 TraceCheckUtils]: 28: Hoare triple {1270#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1270#false} is VALID [2018-11-23 10:10:32,493 INFO L256 TraceCheckUtils]: 29: Hoare triple {1270#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1270#false} is VALID [2018-11-23 10:10:32,493 INFO L273 TraceCheckUtils]: 30: Hoare triple {1270#false} ~cond := #in~cond; {1270#false} is VALID [2018-11-23 10:10:32,494 INFO L273 TraceCheckUtils]: 31: Hoare triple {1270#false} assume !(0bv32 == ~cond); {1270#false} is VALID [2018-11-23 10:10:32,494 INFO L273 TraceCheckUtils]: 32: Hoare triple {1270#false} assume true; {1270#false} is VALID [2018-11-23 10:10:32,494 INFO L268 TraceCheckUtils]: 33: Hoare quadruple {1270#false} {1270#false} #53#return; {1270#false} is VALID [2018-11-23 10:10:32,495 INFO L273 TraceCheckUtils]: 34: Hoare triple {1270#false} havoc #t~mem3;havoc #t~mem4; {1270#false} is VALID [2018-11-23 10:10:32,495 INFO L273 TraceCheckUtils]: 35: Hoare triple {1270#false} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {1270#false} is VALID [2018-11-23 10:10:32,495 INFO L273 TraceCheckUtils]: 36: Hoare triple {1270#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1270#false} is VALID [2018-11-23 10:10:32,496 INFO L256 TraceCheckUtils]: 37: Hoare triple {1270#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1270#false} is VALID [2018-11-23 10:10:32,496 INFO L273 TraceCheckUtils]: 38: Hoare triple {1270#false} ~cond := #in~cond; {1270#false} is VALID [2018-11-23 10:10:32,496 INFO L273 TraceCheckUtils]: 39: Hoare triple {1270#false} assume 0bv32 == ~cond; {1270#false} is VALID [2018-11-23 10:10:32,496 INFO L273 TraceCheckUtils]: 40: Hoare triple {1270#false} assume !false; {1270#false} is VALID [2018-11-23 10:10:32,500 INFO L134 CoverageAnalysis]: Checked inductivity of 104 backedges. 0 proven. 100 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2018-11-23 10:10:32,500 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 10:10:33,184 INFO L273 TraceCheckUtils]: 40: Hoare triple {1270#false} assume !false; {1270#false} is VALID [2018-11-23 10:10:33,185 INFO L273 TraceCheckUtils]: 39: Hoare triple {1270#false} assume 0bv32 == ~cond; {1270#false} is VALID [2018-11-23 10:10:33,185 INFO L273 TraceCheckUtils]: 38: Hoare triple {1270#false} ~cond := #in~cond; {1270#false} is VALID [2018-11-23 10:10:33,185 INFO L256 TraceCheckUtils]: 37: Hoare triple {1270#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1270#false} is VALID [2018-11-23 10:10:33,185 INFO L273 TraceCheckUtils]: 36: Hoare triple {1270#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1270#false} is VALID [2018-11-23 10:10:33,186 INFO L273 TraceCheckUtils]: 35: Hoare triple {1270#false} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {1270#false} is VALID [2018-11-23 10:10:33,186 INFO L273 TraceCheckUtils]: 34: Hoare triple {1270#false} havoc #t~mem3;havoc #t~mem4; {1270#false} is VALID [2018-11-23 10:10:33,186 INFO L268 TraceCheckUtils]: 33: Hoare quadruple {1269#true} {1270#false} #53#return; {1270#false} is VALID [2018-11-23 10:10:33,186 INFO L273 TraceCheckUtils]: 32: Hoare triple {1269#true} assume true; {1269#true} is VALID [2018-11-23 10:10:33,186 INFO L273 TraceCheckUtils]: 31: Hoare triple {1269#true} assume !(0bv32 == ~cond); {1269#true} is VALID [2018-11-23 10:10:33,187 INFO L273 TraceCheckUtils]: 30: Hoare triple {1269#true} ~cond := #in~cond; {1269#true} is VALID [2018-11-23 10:10:33,187 INFO L256 TraceCheckUtils]: 29: Hoare triple {1270#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1269#true} is VALID [2018-11-23 10:10:33,187 INFO L273 TraceCheckUtils]: 28: Hoare triple {1270#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1270#false} is VALID [2018-11-23 10:10:33,187 INFO L273 TraceCheckUtils]: 27: Hoare triple {1270#false} havoc ~x~0;~x~0 := 0bv32; {1270#false} is VALID [2018-11-23 10:10:33,204 INFO L273 TraceCheckUtils]: 26: Hoare triple {1447#(bvslt main_~i~0 (_ bv100000 32))} assume !~bvslt32(~i~0, 100000bv32); {1270#false} is VALID [2018-11-23 10:10:33,213 INFO L273 TraceCheckUtils]: 25: Hoare triple {1451#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1447#(bvslt main_~i~0 (_ bv100000 32))} is VALID [2018-11-23 10:10:33,227 INFO L273 TraceCheckUtils]: 24: Hoare triple {1451#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1451#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,232 INFO L273 TraceCheckUtils]: 23: Hoare triple {1458#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1451#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,238 INFO L273 TraceCheckUtils]: 22: Hoare triple {1458#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1458#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,243 INFO L273 TraceCheckUtils]: 21: Hoare triple {1465#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1458#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,245 INFO L273 TraceCheckUtils]: 20: Hoare triple {1465#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1465#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,251 INFO L273 TraceCheckUtils]: 19: Hoare triple {1472#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1465#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,251 INFO L273 TraceCheckUtils]: 18: Hoare triple {1472#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1472#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,256 INFO L273 TraceCheckUtils]: 17: Hoare triple {1479#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1472#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,257 INFO L273 TraceCheckUtils]: 16: Hoare triple {1479#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1479#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,262 INFO L273 TraceCheckUtils]: 15: Hoare triple {1486#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1479#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,262 INFO L273 TraceCheckUtils]: 14: Hoare triple {1486#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1486#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,270 INFO L273 TraceCheckUtils]: 13: Hoare triple {1493#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1486#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,271 INFO L273 TraceCheckUtils]: 12: Hoare triple {1493#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1493#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,277 INFO L273 TraceCheckUtils]: 11: Hoare triple {1500#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1493#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,278 INFO L273 TraceCheckUtils]: 10: Hoare triple {1500#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1500#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,286 INFO L273 TraceCheckUtils]: 9: Hoare triple {1507#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1500#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,287 INFO L273 TraceCheckUtils]: 8: Hoare triple {1507#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1507#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,293 INFO L273 TraceCheckUtils]: 7: Hoare triple {1514#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1507#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,294 INFO L273 TraceCheckUtils]: 6: Hoare triple {1514#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1514#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,298 INFO L273 TraceCheckUtils]: 5: Hoare triple {1269#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {1514#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:33,299 INFO L256 TraceCheckUtils]: 4: Hoare triple {1269#true} call #t~ret5 := main(); {1269#true} is VALID [2018-11-23 10:10:33,299 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {1269#true} {1269#true} #49#return; {1269#true} is VALID [2018-11-23 10:10:33,299 INFO L273 TraceCheckUtils]: 2: Hoare triple {1269#true} assume true; {1269#true} is VALID [2018-11-23 10:10:33,299 INFO L273 TraceCheckUtils]: 1: Hoare triple {1269#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {1269#true} is VALID [2018-11-23 10:10:33,300 INFO L256 TraceCheckUtils]: 0: Hoare triple {1269#true} call ULTIMATE.init(); {1269#true} is VALID [2018-11-23 10:10:33,303 INFO L134 CoverageAnalysis]: Checked inductivity of 104 backedges. 2 proven. 100 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-11-23 10:10:33,307 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-11-23 10:10:33,307 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13] total 24 [2018-11-23 10:10:33,308 INFO L78 Accepts]: Start accepts. Automaton has 24 states. Word has length 41 [2018-11-23 10:10:33,308 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:10:33,308 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 24 states. [2018-11-23 10:10:33,482 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 65 edges. 65 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:33,482 INFO L459 AbstractCegarLoop]: Interpolant automaton has 24 states [2018-11-23 10:10:33,482 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 24 interpolants. [2018-11-23 10:10:33,483 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=166, Invalid=386, Unknown=0, NotChecked=0, Total=552 [2018-11-23 10:10:33,483 INFO L87 Difference]: Start difference. First operand 44 states and 45 transitions. Second operand 24 states. [2018-11-23 10:10:37,440 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:37,440 INFO L93 Difference]: Finished difference Result 85 states and 98 transitions. [2018-11-23 10:10:37,440 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 24 states. [2018-11-23 10:10:37,441 INFO L78 Accepts]: Start accepts. Automaton has 24 states. Word has length 41 [2018-11-23 10:10:37,441 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 10:10:37,441 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 24 states. [2018-11-23 10:10:37,444 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 24 states to 24 states and 86 transitions. [2018-11-23 10:10:37,444 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 24 states. [2018-11-23 10:10:37,446 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 24 states to 24 states and 86 transitions. [2018-11-23 10:10:37,447 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 24 states and 86 transitions. [2018-11-23 10:10:37,649 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 86 edges. 86 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:37,651 INFO L225 Difference]: With dead ends: 85 [2018-11-23 10:10:37,652 INFO L226 Difference]: Without dead ends: 68 [2018-11-23 10:10:37,653 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 91 GetRequests, 59 SyntacticMatches, 0 SemanticMatches, 32 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 45 ImplicationChecksByTransitivity, 2.2s TimeCoverageRelationStatistics Valid=406, Invalid=716, Unknown=0, NotChecked=0, Total=1122 [2018-11-23 10:10:37,653 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 68 states. [2018-11-23 10:10:37,904 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 68 to 68. [2018-11-23 10:10:37,905 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2018-11-23 10:10:37,905 INFO L82 GeneralOperation]: Start isEquivalent. First operand 68 states. Second operand 68 states. [2018-11-23 10:10:37,905 INFO L74 IsIncluded]: Start isIncluded. First operand 68 states. Second operand 68 states. [2018-11-23 10:10:37,905 INFO L87 Difference]: Start difference. First operand 68 states. Second operand 68 states. [2018-11-23 10:10:37,909 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:37,909 INFO L93 Difference]: Finished difference Result 68 states and 69 transitions. [2018-11-23 10:10:37,909 INFO L276 IsEmpty]: Start isEmpty. Operand 68 states and 69 transitions. [2018-11-23 10:10:37,910 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:37,910 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:37,911 INFO L74 IsIncluded]: Start isIncluded. First operand 68 states. Second operand 68 states. [2018-11-23 10:10:37,911 INFO L87 Difference]: Start difference. First operand 68 states. Second operand 68 states. [2018-11-23 10:10:37,914 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:10:37,914 INFO L93 Difference]: Finished difference Result 68 states and 69 transitions. [2018-11-23 10:10:37,914 INFO L276 IsEmpty]: Start isEmpty. Operand 68 states and 69 transitions. [2018-11-23 10:10:37,915 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:10:37,915 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:10:37,915 INFO L88 GeneralOperation]: Finished isEquivalent. [2018-11-23 10:10:37,915 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2018-11-23 10:10:37,915 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 68 states. [2018-11-23 10:10:37,918 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 68 states to 68 states and 69 transitions. [2018-11-23 10:10:37,918 INFO L78 Accepts]: Start accepts. Automaton has 68 states and 69 transitions. Word has length 41 [2018-11-23 10:10:37,918 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 10:10:37,918 INFO L480 AbstractCegarLoop]: Abstraction has 68 states and 69 transitions. [2018-11-23 10:10:37,919 INFO L481 AbstractCegarLoop]: Interpolant automaton has 24 states. [2018-11-23 10:10:37,919 INFO L276 IsEmpty]: Start isEmpty. Operand 68 states and 69 transitions. [2018-11-23 10:10:37,920 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 66 [2018-11-23 10:10:37,921 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:10:37,921 INFO L402 BasicCegarLoop]: trace histogram [22, 22, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:10:37,921 INFO L423 AbstractCegarLoop]: === Iteration 7 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:10:37,921 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:10:37,921 INFO L82 PathProgramCache]: Analyzing trace with hash 1629853629, now seen corresponding path program 2 times [2018-11-23 10:10:37,922 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:10:37,922 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 8 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 8 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:10:37,952 INFO L101 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST1 [2018-11-23 10:10:38,057 INFO L249 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST1 issued 2 check-sat command(s) [2018-11-23 10:10:38,057 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2018-11-23 10:10:38,084 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:10:38,087 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:10:38,703 INFO L256 TraceCheckUtils]: 0: Hoare triple {1919#true} call ULTIMATE.init(); {1919#true} is VALID [2018-11-23 10:10:38,704 INFO L273 TraceCheckUtils]: 1: Hoare triple {1919#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {1919#true} is VALID [2018-11-23 10:10:38,704 INFO L273 TraceCheckUtils]: 2: Hoare triple {1919#true} assume true; {1919#true} is VALID [2018-11-23 10:10:38,704 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {1919#true} {1919#true} #49#return; {1919#true} is VALID [2018-11-23 10:10:38,704 INFO L256 TraceCheckUtils]: 4: Hoare triple {1919#true} call #t~ret5 := main(); {1919#true} is VALID [2018-11-23 10:10:38,705 INFO L273 TraceCheckUtils]: 5: Hoare triple {1919#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {1939#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:38,706 INFO L273 TraceCheckUtils]: 6: Hoare triple {1939#(= main_~i~0 (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1939#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:10:38,706 INFO L273 TraceCheckUtils]: 7: Hoare triple {1939#(= main_~i~0 (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1946#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,706 INFO L273 TraceCheckUtils]: 8: Hoare triple {1946#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1946#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,707 INFO L273 TraceCheckUtils]: 9: Hoare triple {1946#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1953#(= (_ bv2 32) main_~i~0)} is VALID [2018-11-23 10:10:38,725 INFO L273 TraceCheckUtils]: 10: Hoare triple {1953#(= (_ bv2 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1953#(= (_ bv2 32) main_~i~0)} is VALID [2018-11-23 10:10:38,726 INFO L273 TraceCheckUtils]: 11: Hoare triple {1953#(= (_ bv2 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1960#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,727 INFO L273 TraceCheckUtils]: 12: Hoare triple {1960#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1960#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,727 INFO L273 TraceCheckUtils]: 13: Hoare triple {1960#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1967#(= (_ bv4 32) main_~i~0)} is VALID [2018-11-23 10:10:38,728 INFO L273 TraceCheckUtils]: 14: Hoare triple {1967#(= (_ bv4 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1967#(= (_ bv4 32) main_~i~0)} is VALID [2018-11-23 10:10:38,729 INFO L273 TraceCheckUtils]: 15: Hoare triple {1967#(= (_ bv4 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1974#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,729 INFO L273 TraceCheckUtils]: 16: Hoare triple {1974#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1974#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,729 INFO L273 TraceCheckUtils]: 17: Hoare triple {1974#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1981#(= (_ bv6 32) main_~i~0)} is VALID [2018-11-23 10:10:38,730 INFO L273 TraceCheckUtils]: 18: Hoare triple {1981#(= (_ bv6 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1981#(= (_ bv6 32) main_~i~0)} is VALID [2018-11-23 10:10:38,731 INFO L273 TraceCheckUtils]: 19: Hoare triple {1981#(= (_ bv6 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1988#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,731 INFO L273 TraceCheckUtils]: 20: Hoare triple {1988#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1988#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,732 INFO L273 TraceCheckUtils]: 21: Hoare triple {1988#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {1995#(= (_ bv8 32) main_~i~0)} is VALID [2018-11-23 10:10:38,732 INFO L273 TraceCheckUtils]: 22: Hoare triple {1995#(= (_ bv8 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {1995#(= (_ bv8 32) main_~i~0)} is VALID [2018-11-23 10:10:38,733 INFO L273 TraceCheckUtils]: 23: Hoare triple {1995#(= (_ bv8 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2002#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,734 INFO L273 TraceCheckUtils]: 24: Hoare triple {2002#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2002#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,734 INFO L273 TraceCheckUtils]: 25: Hoare triple {2002#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2009#(= (_ bv10 32) main_~i~0)} is VALID [2018-11-23 10:10:38,735 INFO L273 TraceCheckUtils]: 26: Hoare triple {2009#(= (_ bv10 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2009#(= (_ bv10 32) main_~i~0)} is VALID [2018-11-23 10:10:38,736 INFO L273 TraceCheckUtils]: 27: Hoare triple {2009#(= (_ bv10 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2016#(= (bvadd main_~i~0 (_ bv4294967285 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,736 INFO L273 TraceCheckUtils]: 28: Hoare triple {2016#(= (bvadd main_~i~0 (_ bv4294967285 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2016#(= (bvadd main_~i~0 (_ bv4294967285 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,737 INFO L273 TraceCheckUtils]: 29: Hoare triple {2016#(= (bvadd main_~i~0 (_ bv4294967285 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2023#(= (_ bv12 32) main_~i~0)} is VALID [2018-11-23 10:10:38,738 INFO L273 TraceCheckUtils]: 30: Hoare triple {2023#(= (_ bv12 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2023#(= (_ bv12 32) main_~i~0)} is VALID [2018-11-23 10:10:38,738 INFO L273 TraceCheckUtils]: 31: Hoare triple {2023#(= (_ bv12 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2030#(= (bvadd main_~i~0 (_ bv4294967283 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,739 INFO L273 TraceCheckUtils]: 32: Hoare triple {2030#(= (bvadd main_~i~0 (_ bv4294967283 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2030#(= (bvadd main_~i~0 (_ bv4294967283 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,740 INFO L273 TraceCheckUtils]: 33: Hoare triple {2030#(= (bvadd main_~i~0 (_ bv4294967283 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2037#(= (_ bv14 32) main_~i~0)} is VALID [2018-11-23 10:10:38,740 INFO L273 TraceCheckUtils]: 34: Hoare triple {2037#(= (_ bv14 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2037#(= (_ bv14 32) main_~i~0)} is VALID [2018-11-23 10:10:38,741 INFO L273 TraceCheckUtils]: 35: Hoare triple {2037#(= (_ bv14 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2044#(= (bvadd main_~i~0 (_ bv4294967281 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,744 INFO L273 TraceCheckUtils]: 36: Hoare triple {2044#(= (bvadd main_~i~0 (_ bv4294967281 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2044#(= (bvadd main_~i~0 (_ bv4294967281 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,744 INFO L273 TraceCheckUtils]: 37: Hoare triple {2044#(= (bvadd main_~i~0 (_ bv4294967281 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2051#(= (_ bv16 32) main_~i~0)} is VALID [2018-11-23 10:10:38,745 INFO L273 TraceCheckUtils]: 38: Hoare triple {2051#(= (_ bv16 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2051#(= (_ bv16 32) main_~i~0)} is VALID [2018-11-23 10:10:38,745 INFO L273 TraceCheckUtils]: 39: Hoare triple {2051#(= (_ bv16 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2058#(= (bvadd main_~i~0 (_ bv4294967279 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,746 INFO L273 TraceCheckUtils]: 40: Hoare triple {2058#(= (bvadd main_~i~0 (_ bv4294967279 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2058#(= (bvadd main_~i~0 (_ bv4294967279 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,749 INFO L273 TraceCheckUtils]: 41: Hoare triple {2058#(= (bvadd main_~i~0 (_ bv4294967279 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2065#(= (_ bv18 32) main_~i~0)} is VALID [2018-11-23 10:10:38,752 INFO L273 TraceCheckUtils]: 42: Hoare triple {2065#(= (_ bv18 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2065#(= (_ bv18 32) main_~i~0)} is VALID [2018-11-23 10:10:38,755 INFO L273 TraceCheckUtils]: 43: Hoare triple {2065#(= (_ bv18 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2072#(= (bvadd main_~i~0 (_ bv4294967277 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,755 INFO L273 TraceCheckUtils]: 44: Hoare triple {2072#(= (bvadd main_~i~0 (_ bv4294967277 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2072#(= (bvadd main_~i~0 (_ bv4294967277 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,756 INFO L273 TraceCheckUtils]: 45: Hoare triple {2072#(= (bvadd main_~i~0 (_ bv4294967277 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2079#(= (_ bv20 32) main_~i~0)} is VALID [2018-11-23 10:10:38,756 INFO L273 TraceCheckUtils]: 46: Hoare triple {2079#(= (_ bv20 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2079#(= (_ bv20 32) main_~i~0)} is VALID [2018-11-23 10:10:38,757 INFO L273 TraceCheckUtils]: 47: Hoare triple {2079#(= (_ bv20 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2086#(= (bvadd main_~i~0 (_ bv4294967275 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,757 INFO L273 TraceCheckUtils]: 48: Hoare triple {2086#(= (bvadd main_~i~0 (_ bv4294967275 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2086#(= (bvadd main_~i~0 (_ bv4294967275 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,758 INFO L273 TraceCheckUtils]: 49: Hoare triple {2086#(= (bvadd main_~i~0 (_ bv4294967275 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2093#(= (bvadd main_~i~0 (_ bv4294967274 32)) (_ bv0 32))} is VALID [2018-11-23 10:10:38,758 INFO L273 TraceCheckUtils]: 50: Hoare triple {2093#(= (bvadd main_~i~0 (_ bv4294967274 32)) (_ bv0 32))} assume !~bvslt32(~i~0, 100000bv32); {1920#false} is VALID [2018-11-23 10:10:38,758 INFO L273 TraceCheckUtils]: 51: Hoare triple {1920#false} havoc ~x~0;~x~0 := 0bv32; {1920#false} is VALID [2018-11-23 10:10:38,759 INFO L273 TraceCheckUtils]: 52: Hoare triple {1920#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1920#false} is VALID [2018-11-23 10:10:38,759 INFO L256 TraceCheckUtils]: 53: Hoare triple {1920#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1920#false} is VALID [2018-11-23 10:10:38,759 INFO L273 TraceCheckUtils]: 54: Hoare triple {1920#false} ~cond := #in~cond; {1920#false} is VALID [2018-11-23 10:10:38,759 INFO L273 TraceCheckUtils]: 55: Hoare triple {1920#false} assume !(0bv32 == ~cond); {1920#false} is VALID [2018-11-23 10:10:38,759 INFO L273 TraceCheckUtils]: 56: Hoare triple {1920#false} assume true; {1920#false} is VALID [2018-11-23 10:10:38,760 INFO L268 TraceCheckUtils]: 57: Hoare quadruple {1920#false} {1920#false} #53#return; {1920#false} is VALID [2018-11-23 10:10:38,760 INFO L273 TraceCheckUtils]: 58: Hoare triple {1920#false} havoc #t~mem3;havoc #t~mem4; {1920#false} is VALID [2018-11-23 10:10:38,760 INFO L273 TraceCheckUtils]: 59: Hoare triple {1920#false} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {1920#false} is VALID [2018-11-23 10:10:38,761 INFO L273 TraceCheckUtils]: 60: Hoare triple {1920#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1920#false} is VALID [2018-11-23 10:10:38,761 INFO L256 TraceCheckUtils]: 61: Hoare triple {1920#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1920#false} is VALID [2018-11-23 10:10:38,761 INFO L273 TraceCheckUtils]: 62: Hoare triple {1920#false} ~cond := #in~cond; {1920#false} is VALID [2018-11-23 10:10:38,762 INFO L273 TraceCheckUtils]: 63: Hoare triple {1920#false} assume 0bv32 == ~cond; {1920#false} is VALID [2018-11-23 10:10:38,762 INFO L273 TraceCheckUtils]: 64: Hoare triple {1920#false} assume !false; {1920#false} is VALID [2018-11-23 10:10:38,769 INFO L134 CoverageAnalysis]: Checked inductivity of 488 backedges. 0 proven. 484 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2018-11-23 10:10:38,769 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 10:10:41,044 INFO L273 TraceCheckUtils]: 64: Hoare triple {1920#false} assume !false; {1920#false} is VALID [2018-11-23 10:10:41,045 INFO L273 TraceCheckUtils]: 63: Hoare triple {1920#false} assume 0bv32 == ~cond; {1920#false} is VALID [2018-11-23 10:10:41,045 INFO L273 TraceCheckUtils]: 62: Hoare triple {1920#false} ~cond := #in~cond; {1920#false} is VALID [2018-11-23 10:10:41,045 INFO L256 TraceCheckUtils]: 61: Hoare triple {1920#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1920#false} is VALID [2018-11-23 10:10:41,045 INFO L273 TraceCheckUtils]: 60: Hoare triple {1920#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1920#false} is VALID [2018-11-23 10:10:41,045 INFO L273 TraceCheckUtils]: 59: Hoare triple {1920#false} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {1920#false} is VALID [2018-11-23 10:10:41,046 INFO L273 TraceCheckUtils]: 58: Hoare triple {1920#false} havoc #t~mem3;havoc #t~mem4; {1920#false} is VALID [2018-11-23 10:10:41,046 INFO L268 TraceCheckUtils]: 57: Hoare quadruple {1919#true} {1920#false} #53#return; {1920#false} is VALID [2018-11-23 10:10:41,046 INFO L273 TraceCheckUtils]: 56: Hoare triple {1919#true} assume true; {1919#true} is VALID [2018-11-23 10:10:41,046 INFO L273 TraceCheckUtils]: 55: Hoare triple {1919#true} assume !(0bv32 == ~cond); {1919#true} is VALID [2018-11-23 10:10:41,046 INFO L273 TraceCheckUtils]: 54: Hoare triple {1919#true} ~cond := #in~cond; {1919#true} is VALID [2018-11-23 10:10:41,047 INFO L256 TraceCheckUtils]: 53: Hoare triple {1920#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {1919#true} is VALID [2018-11-23 10:10:41,047 INFO L273 TraceCheckUtils]: 52: Hoare triple {1920#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {1920#false} is VALID [2018-11-23 10:10:41,047 INFO L273 TraceCheckUtils]: 51: Hoare triple {1920#false} havoc ~x~0;~x~0 := 0bv32; {1920#false} is VALID [2018-11-23 10:10:41,048 INFO L273 TraceCheckUtils]: 50: Hoare triple {2181#(bvslt main_~i~0 (_ bv100000 32))} assume !~bvslt32(~i~0, 100000bv32); {1920#false} is VALID [2018-11-23 10:10:41,048 INFO L273 TraceCheckUtils]: 49: Hoare triple {2185#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2181#(bvslt main_~i~0 (_ bv100000 32))} is VALID [2018-11-23 10:10:41,049 INFO L273 TraceCheckUtils]: 48: Hoare triple {2185#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2185#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,054 INFO L273 TraceCheckUtils]: 47: Hoare triple {2192#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2185#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,054 INFO L273 TraceCheckUtils]: 46: Hoare triple {2192#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2192#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,061 INFO L273 TraceCheckUtils]: 45: Hoare triple {2199#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2192#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,061 INFO L273 TraceCheckUtils]: 44: Hoare triple {2199#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2199#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,066 INFO L273 TraceCheckUtils]: 43: Hoare triple {2206#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2199#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,067 INFO L273 TraceCheckUtils]: 42: Hoare triple {2206#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2206#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,071 INFO L273 TraceCheckUtils]: 41: Hoare triple {2213#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2206#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,072 INFO L273 TraceCheckUtils]: 40: Hoare triple {2213#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2213#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,076 INFO L273 TraceCheckUtils]: 39: Hoare triple {2220#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2213#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,077 INFO L273 TraceCheckUtils]: 38: Hoare triple {2220#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2220#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,085 INFO L273 TraceCheckUtils]: 37: Hoare triple {2227#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2220#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,086 INFO L273 TraceCheckUtils]: 36: Hoare triple {2227#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2227#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,092 INFO L273 TraceCheckUtils]: 35: Hoare triple {2234#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2227#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,092 INFO L273 TraceCheckUtils]: 34: Hoare triple {2234#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2234#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,101 INFO L273 TraceCheckUtils]: 33: Hoare triple {2241#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2234#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,102 INFO L273 TraceCheckUtils]: 32: Hoare triple {2241#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2241#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,108 INFO L273 TraceCheckUtils]: 31: Hoare triple {2248#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2241#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,108 INFO L273 TraceCheckUtils]: 30: Hoare triple {2248#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2248#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,115 INFO L273 TraceCheckUtils]: 29: Hoare triple {2255#(bvslt (bvadd main_~i~0 (_ bv11 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2248#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,122 INFO L273 TraceCheckUtils]: 28: Hoare triple {2255#(bvslt (bvadd main_~i~0 (_ bv11 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2255#(bvslt (bvadd main_~i~0 (_ bv11 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,127 INFO L273 TraceCheckUtils]: 27: Hoare triple {2262#(bvslt (bvadd main_~i~0 (_ bv12 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2255#(bvslt (bvadd main_~i~0 (_ bv11 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,128 INFO L273 TraceCheckUtils]: 26: Hoare triple {2262#(bvslt (bvadd main_~i~0 (_ bv12 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2262#(bvslt (bvadd main_~i~0 (_ bv12 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,132 INFO L273 TraceCheckUtils]: 25: Hoare triple {2269#(bvslt (bvadd main_~i~0 (_ bv13 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2262#(bvslt (bvadd main_~i~0 (_ bv12 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,132 INFO L273 TraceCheckUtils]: 24: Hoare triple {2269#(bvslt (bvadd main_~i~0 (_ bv13 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2269#(bvslt (bvadd main_~i~0 (_ bv13 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,137 INFO L273 TraceCheckUtils]: 23: Hoare triple {2276#(bvslt (bvadd main_~i~0 (_ bv14 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2269#(bvslt (bvadd main_~i~0 (_ bv13 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,137 INFO L273 TraceCheckUtils]: 22: Hoare triple {2276#(bvslt (bvadd main_~i~0 (_ bv14 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2276#(bvslt (bvadd main_~i~0 (_ bv14 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,146 INFO L273 TraceCheckUtils]: 21: Hoare triple {2283#(bvslt (bvadd main_~i~0 (_ bv15 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2276#(bvslt (bvadd main_~i~0 (_ bv14 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,147 INFO L273 TraceCheckUtils]: 20: Hoare triple {2283#(bvslt (bvadd main_~i~0 (_ bv15 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2283#(bvslt (bvadd main_~i~0 (_ bv15 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,153 INFO L273 TraceCheckUtils]: 19: Hoare triple {2290#(bvslt (bvadd main_~i~0 (_ bv16 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2283#(bvslt (bvadd main_~i~0 (_ bv15 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,153 INFO L273 TraceCheckUtils]: 18: Hoare triple {2290#(bvslt (bvadd main_~i~0 (_ bv16 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2290#(bvslt (bvadd main_~i~0 (_ bv16 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,158 INFO L273 TraceCheckUtils]: 17: Hoare triple {2297#(bvslt (bvadd main_~i~0 (_ bv17 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2290#(bvslt (bvadd main_~i~0 (_ bv16 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,158 INFO L273 TraceCheckUtils]: 16: Hoare triple {2297#(bvslt (bvadd main_~i~0 (_ bv17 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2297#(bvslt (bvadd main_~i~0 (_ bv17 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,165 INFO L273 TraceCheckUtils]: 15: Hoare triple {2304#(bvslt (bvadd main_~i~0 (_ bv18 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2297#(bvslt (bvadd main_~i~0 (_ bv17 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,166 INFO L273 TraceCheckUtils]: 14: Hoare triple {2304#(bvslt (bvadd main_~i~0 (_ bv18 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2304#(bvslt (bvadd main_~i~0 (_ bv18 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,170 INFO L273 TraceCheckUtils]: 13: Hoare triple {2311#(bvslt (bvadd main_~i~0 (_ bv19 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2304#(bvslt (bvadd main_~i~0 (_ bv18 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,171 INFO L273 TraceCheckUtils]: 12: Hoare triple {2311#(bvslt (bvadd main_~i~0 (_ bv19 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2311#(bvslt (bvadd main_~i~0 (_ bv19 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,176 INFO L273 TraceCheckUtils]: 11: Hoare triple {2318#(bvslt (bvadd main_~i~0 (_ bv20 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2311#(bvslt (bvadd main_~i~0 (_ bv19 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,176 INFO L273 TraceCheckUtils]: 10: Hoare triple {2318#(bvslt (bvadd main_~i~0 (_ bv20 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2318#(bvslt (bvadd main_~i~0 (_ bv20 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,184 INFO L273 TraceCheckUtils]: 9: Hoare triple {2325#(bvslt (bvadd main_~i~0 (_ bv21 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2318#(bvslt (bvadd main_~i~0 (_ bv20 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,184 INFO L273 TraceCheckUtils]: 8: Hoare triple {2325#(bvslt (bvadd main_~i~0 (_ bv21 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2325#(bvslt (bvadd main_~i~0 (_ bv21 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,191 INFO L273 TraceCheckUtils]: 7: Hoare triple {2332#(bvslt (bvadd main_~i~0 (_ bv22 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {2325#(bvslt (bvadd main_~i~0 (_ bv21 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,191 INFO L273 TraceCheckUtils]: 6: Hoare triple {2332#(bvslt (bvadd main_~i~0 (_ bv22 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {2332#(bvslt (bvadd main_~i~0 (_ bv22 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,192 INFO L273 TraceCheckUtils]: 5: Hoare triple {1919#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {2332#(bvslt (bvadd main_~i~0 (_ bv22 32)) (_ bv100000 32))} is VALID [2018-11-23 10:10:41,192 INFO L256 TraceCheckUtils]: 4: Hoare triple {1919#true} call #t~ret5 := main(); {1919#true} is VALID [2018-11-23 10:10:41,192 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {1919#true} {1919#true} #49#return; {1919#true} is VALID [2018-11-23 10:10:41,192 INFO L273 TraceCheckUtils]: 2: Hoare triple {1919#true} assume true; {1919#true} is VALID [2018-11-23 10:10:41,193 INFO L273 TraceCheckUtils]: 1: Hoare triple {1919#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {1919#true} is VALID [2018-11-23 10:10:41,193 INFO L256 TraceCheckUtils]: 0: Hoare triple {1919#true} call ULTIMATE.init(); {1919#true} is VALID [2018-11-23 10:10:41,198 INFO L134 CoverageAnalysis]: Checked inductivity of 488 backedges. 2 proven. 484 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2018-11-23 10:10:41,201 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-11-23 10:10:41,202 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [25, 25] total 48 [2018-11-23 10:10:41,202 INFO L78 Accepts]: Start accepts. Automaton has 48 states. Word has length 65 [2018-11-23 10:10:41,203 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:10:41,203 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 48 states. [2018-11-23 10:10:41,580 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 113 edges. 113 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:10:41,580 INFO L459 AbstractCegarLoop]: Interpolant automaton has 48 states [2018-11-23 10:10:41,581 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 48 interpolants. [2018-11-23 10:10:41,582 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=622, Invalid=1634, Unknown=0, NotChecked=0, Total=2256 [2018-11-23 10:10:41,582 INFO L87 Difference]: Start difference. First operand 68 states and 69 transitions. Second operand 48 states. [2018-11-23 10:10:49,090 WARN L180 SmtUtils]: Spent 161.00 ms on a formula simplification. DAG size of input: 70 DAG size of output: 7 [2018-11-23 10:10:49,613 WARN L180 SmtUtils]: Spent 148.00 ms on a formula simplification. DAG size of input: 67 DAG size of output: 7 [2018-11-23 10:10:50,172 WARN L180 SmtUtils]: Spent 139.00 ms on a formula simplification. DAG size of input: 64 DAG size of output: 7 [2018-11-23 10:10:50,780 WARN L180 SmtUtils]: Spent 153.00 ms on a formula simplification. DAG size of input: 61 DAG size of output: 7 [2018-11-23 10:10:51,404 WARN L180 SmtUtils]: Spent 114.00 ms on a formula simplification. DAG size of input: 58 DAG size of output: 7 [2018-11-23 10:10:52,028 WARN L180 SmtUtils]: Spent 119.00 ms on a formula simplification. DAG size of input: 55 DAG size of output: 7 [2018-11-23 10:10:52,635 WARN L180 SmtUtils]: Spent 111.00 ms on a formula simplification. DAG size of input: 52 DAG size of output: 7 [2018-11-23 10:10:53,291 WARN L180 SmtUtils]: Spent 108.00 ms on a formula simplification. DAG size of input: 49 DAG size of output: 7 [2018-11-23 10:11:00,056 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:11:00,056 INFO L93 Difference]: Finished difference Result 133 states and 158 transitions. [2018-11-23 10:11:00,056 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 48 states. [2018-11-23 10:11:00,056 INFO L78 Accepts]: Start accepts. Automaton has 48 states. Word has length 65 [2018-11-23 10:11:00,057 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 10:11:00,057 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 48 states. [2018-11-23 10:11:00,061 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 48 states to 48 states and 146 transitions. [2018-11-23 10:11:00,061 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 48 states. [2018-11-23 10:11:00,065 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 48 states to 48 states and 146 transitions. [2018-11-23 10:11:00,065 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 48 states and 146 transitions. [2018-11-23 10:11:00,497 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 146 edges. 146 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:11:00,505 INFO L225 Difference]: With dead ends: 133 [2018-11-23 10:11:00,505 INFO L226 Difference]: Without dead ends: 116 [2018-11-23 10:11:00,509 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 151 GetRequests, 83 SyntacticMatches, 0 SemanticMatches, 68 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 231 ImplicationChecksByTransitivity, 12.2s TimeCoverageRelationStatistics Valid=1678, Invalid=3152, Unknown=0, NotChecked=0, Total=4830 [2018-11-23 10:11:00,509 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 116 states. [2018-11-23 10:11:01,047 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 116 to 116. [2018-11-23 10:11:01,047 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2018-11-23 10:11:01,047 INFO L82 GeneralOperation]: Start isEquivalent. First operand 116 states. Second operand 116 states. [2018-11-23 10:11:01,048 INFO L74 IsIncluded]: Start isIncluded. First operand 116 states. Second operand 116 states. [2018-11-23 10:11:01,048 INFO L87 Difference]: Start difference. First operand 116 states. Second operand 116 states. [2018-11-23 10:11:01,054 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:11:01,054 INFO L93 Difference]: Finished difference Result 116 states and 117 transitions. [2018-11-23 10:11:01,054 INFO L276 IsEmpty]: Start isEmpty. Operand 116 states and 117 transitions. [2018-11-23 10:11:01,055 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:11:01,055 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:11:01,055 INFO L74 IsIncluded]: Start isIncluded. First operand 116 states. Second operand 116 states. [2018-11-23 10:11:01,055 INFO L87 Difference]: Start difference. First operand 116 states. Second operand 116 states. [2018-11-23 10:11:01,059 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:11:01,059 INFO L93 Difference]: Finished difference Result 116 states and 117 transitions. [2018-11-23 10:11:01,060 INFO L276 IsEmpty]: Start isEmpty. Operand 116 states and 117 transitions. [2018-11-23 10:11:01,060 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:11:01,060 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:11:01,060 INFO L88 GeneralOperation]: Finished isEquivalent. [2018-11-23 10:11:01,060 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2018-11-23 10:11:01,061 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 116 states. [2018-11-23 10:11:01,064 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 116 states to 116 states and 117 transitions. [2018-11-23 10:11:01,065 INFO L78 Accepts]: Start accepts. Automaton has 116 states and 117 transitions. Word has length 65 [2018-11-23 10:11:01,065 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 10:11:01,065 INFO L480 AbstractCegarLoop]: Abstraction has 116 states and 117 transitions. [2018-11-23 10:11:01,065 INFO L481 AbstractCegarLoop]: Interpolant automaton has 48 states. [2018-11-23 10:11:01,065 INFO L276 IsEmpty]: Start isEmpty. Operand 116 states and 117 transitions. [2018-11-23 10:11:01,068 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 114 [2018-11-23 10:11:01,068 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:11:01,068 INFO L402 BasicCegarLoop]: trace histogram [46, 46, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:11:01,069 INFO L423 AbstractCegarLoop]: === Iteration 8 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:11:01,069 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:11:01,069 INFO L82 PathProgramCache]: Analyzing trace with hash -1415990131, now seen corresponding path program 3 times [2018-11-23 10:11:01,070 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:11:01,070 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 9 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 9 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:11:01,090 INFO L101 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2 [2018-11-23 10:11:01,342 INFO L249 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 5 check-sat command(s) [2018-11-23 10:11:01,343 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2018-11-23 10:11:01,537 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:11:01,541 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:11:01,566 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 1 select indices, 1 select index equivalence classes, 1 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 5 treesize of output 1 [2018-11-23 10:11:01,568 INFO L267 ElimStorePlain]: Start of recursive call 2: End of recursive call: and 1 xjuncts. [2018-11-23 10:11:01,570 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:11:01,570 INFO L202 ElimStorePlain]: Needed 2 recursive calls to eliminate 1 variables, input treesize:8, output treesize:4 [2018-11-23 10:11:01,740 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 1 stores, 2 select indices, 2 select index equivalence classes, 1 disjoint index pairs (out of 1 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 25 treesize of output 27 [2018-11-23 10:11:01,753 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 0 select indices, 0 select index equivalence classes, 0 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 22 treesize of output 21 [2018-11-23 10:11:01,756 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 1 xjuncts. [2018-11-23 10:11:01,779 INFO L267 ElimStorePlain]: Start of recursive call 2: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:11:01,808 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-2 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:11:01,809 INFO L202 ElimStorePlain]: Needed 3 recursive calls to eliminate 1 variables, input treesize:30, output treesize:26 [2018-11-23 10:11:02,074 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 1 stores, 2 select indices, 2 select index equivalence classes, 1 disjoint index pairs (out of 1 index pairs), introduced 1 new quantified variables, introduced 0 case distinctions, treesize of input 50 treesize of output 49 [2018-11-23 10:11:02,110 INFO L701 Elim1Store]: detected not equals via solver [2018-11-23 10:11:02,116 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 1 stores, 1 select indices, 1 select index equivalence classes, 1 disjoint index pairs (out of 0 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 45 treesize of output 59 [2018-11-23 10:11:02,119 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 1 xjuncts. [2018-11-23 10:11:02,161 INFO L267 ElimStorePlain]: Start of recursive call 2: 1 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:11:02,208 INFO L267 ElimStorePlain]: Start of recursive call 1: 1 dim-2 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:11:02,209 INFO L202 ElimStorePlain]: Needed 3 recursive calls to eliminate 1 variables, input treesize:57, output treesize:53 [2018-11-23 10:11:04,869 WARN L854 $PredicateComparison]: unable to prove that (exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (let ((.cse3 (bvadd main_~i~0 (_ bv4294967295 32))) (.cse0 (select |c_#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|)) (.cse1 (bvmul (_ bv4 32) main_~i~0)) (.cse2 (select |c_#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|))) (and (= (select .cse0 (bvadd .cse1 |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select .cse2 (bvadd (bvmul (_ bv4 32) (bvneg .cse3)) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt .cse3 (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select .cse0 (bvadd .cse1 |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select .cse2 (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))) is different from true [2018-11-23 10:11:05,520 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 2, 0 stores, 2 select indices, 2 select index equivalence classes, 1 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 0 case distinctions, treesize of input 67 treesize of output 59 [2018-11-23 10:11:05,561 INFO L701 Elim1Store]: detected not equals via solver [2018-11-23 10:11:05,564 INFO L683 Elim1Store]: detected equality via solver [2018-11-23 10:11:05,580 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 3 select indices, 3 select index equivalence classes, 1 disjoint index pairs (out of 3 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 48 treesize of output 38 [2018-11-23 10:11:05,586 INFO L267 ElimStorePlain]: Start of recursive call 3: End of recursive call: and 1 xjuncts. [2018-11-23 10:11:05,634 INFO L683 Elim1Store]: detected equality via solver [2018-11-23 10:11:05,636 INFO L478 Elim1Store]: Elim1 did not use preprocessing eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 0 new quantified variables, introduced 0 case distinctions, treesize of input 18 treesize of output 14 [2018-11-23 10:11:05,639 INFO L267 ElimStorePlain]: Start of recursive call 4: End of recursive call: and 1 xjuncts. [2018-11-23 10:11:05,653 INFO L267 ElimStorePlain]: Start of recursive call 2: 2 dim-1 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:11:05,680 INFO L267 ElimStorePlain]: Start of recursive call 1: 5 dim-0 vars, 1 dim-2 vars, End of recursive call: and 1 xjuncts. [2018-11-23 10:11:05,680 INFO L202 ElimStorePlain]: Needed 4 recursive calls to eliminate 6 variables, input treesize:80, output treesize:3 [2018-11-23 10:11:05,723 WARN L383 uantifierElimination]: Trying to double check SDD result, but SMT solver's response was UNKNOWN. [2018-11-23 10:11:05,724 WARN L384 uantifierElimination]: Input elimination task: ∃ [|#memory_int|, |main_~#a~0.base|, |main_~#a~0.offset|, main_~i~0, |main_~#b~0.base|, |main_~#b~0.offset|]. (let ((.cse3 (bvmul (_ bv4 32) main_~i~0)) (.cse0 (select |#memory_int| |main_~#a~0.base|)) (.cse1 (bvadd main_~i~0 (_ bv4294967295 32))) (.cse2 (select |#memory_int| |main_~#b~0.base|))) (and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= (select .cse0 (bvadd |main_~#a~0.offset| (_ bv4 32))) |main_#t~mem3|) (bvslt .cse1 (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select .cse0 (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select .cse2 (bvadd .cse3 |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select .cse2 (bvadd .cse3 |main_~#b~0.offset| (_ bv4294967292 32))) (select .cse0 (bvadd (bvmul (_ bv4 32) (bvneg .cse1)) |main_~#a~0.offset| (_ bv399996 32)))) (= |main_#t~mem4| (select .cse2 (bvadd |main_~#b~0.offset| (_ bv399992 32)))))) [2018-11-23 10:11:05,724 WARN L385 uantifierElimination]: ElimStorePlain result: ∃ []. (= |main_#t~mem4| |main_#t~mem3|) [2018-11-23 10:11:05,935 INFO L256 TraceCheckUtils]: 0: Hoare triple {3001#true} call ULTIMATE.init(); {3001#true} is VALID [2018-11-23 10:11:05,935 INFO L273 TraceCheckUtils]: 1: Hoare triple {3001#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {3001#true} is VALID [2018-11-23 10:11:05,936 INFO L273 TraceCheckUtils]: 2: Hoare triple {3001#true} assume true; {3001#true} is VALID [2018-11-23 10:11:05,936 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {3001#true} {3001#true} #49#return; {3001#true} is VALID [2018-11-23 10:11:05,936 INFO L256 TraceCheckUtils]: 4: Hoare triple {3001#true} call #t~ret5 := main(); {3001#true} is VALID [2018-11-23 10:11:05,937 INFO L273 TraceCheckUtils]: 5: Hoare triple {3001#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,938 INFO L273 TraceCheckUtils]: 6: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,938 INFO L273 TraceCheckUtils]: 7: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,939 INFO L273 TraceCheckUtils]: 8: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,939 INFO L273 TraceCheckUtils]: 9: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,940 INFO L273 TraceCheckUtils]: 10: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,940 INFO L273 TraceCheckUtils]: 11: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,941 INFO L273 TraceCheckUtils]: 12: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,942 INFO L273 TraceCheckUtils]: 13: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,942 INFO L273 TraceCheckUtils]: 14: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,943 INFO L273 TraceCheckUtils]: 15: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,944 INFO L273 TraceCheckUtils]: 16: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,944 INFO L273 TraceCheckUtils]: 17: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,945 INFO L273 TraceCheckUtils]: 18: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,946 INFO L273 TraceCheckUtils]: 19: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,946 INFO L273 TraceCheckUtils]: 20: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,947 INFO L273 TraceCheckUtils]: 21: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,948 INFO L273 TraceCheckUtils]: 22: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,948 INFO L273 TraceCheckUtils]: 23: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,949 INFO L273 TraceCheckUtils]: 24: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,949 INFO L273 TraceCheckUtils]: 25: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,950 INFO L273 TraceCheckUtils]: 26: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,951 INFO L273 TraceCheckUtils]: 27: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,951 INFO L273 TraceCheckUtils]: 28: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,952 INFO L273 TraceCheckUtils]: 29: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,953 INFO L273 TraceCheckUtils]: 30: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,957 INFO L273 TraceCheckUtils]: 31: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,957 INFO L273 TraceCheckUtils]: 32: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,958 INFO L273 TraceCheckUtils]: 33: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,961 INFO L273 TraceCheckUtils]: 34: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,963 INFO L273 TraceCheckUtils]: 35: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,965 INFO L273 TraceCheckUtils]: 36: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,967 INFO L273 TraceCheckUtils]: 37: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,968 INFO L273 TraceCheckUtils]: 38: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,969 INFO L273 TraceCheckUtils]: 39: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,970 INFO L273 TraceCheckUtils]: 40: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,984 INFO L273 TraceCheckUtils]: 41: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,987 INFO L273 TraceCheckUtils]: 42: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,987 INFO L273 TraceCheckUtils]: 43: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,989 INFO L273 TraceCheckUtils]: 44: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,990 INFO L273 TraceCheckUtils]: 45: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,991 INFO L273 TraceCheckUtils]: 46: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,992 INFO L273 TraceCheckUtils]: 47: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,993 INFO L273 TraceCheckUtils]: 48: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,994 INFO L273 TraceCheckUtils]: 49: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,995 INFO L273 TraceCheckUtils]: 50: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,996 INFO L273 TraceCheckUtils]: 51: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,997 INFO L273 TraceCheckUtils]: 52: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,998 INFO L273 TraceCheckUtils]: 53: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:05,999 INFO L273 TraceCheckUtils]: 54: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,000 INFO L273 TraceCheckUtils]: 55: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,001 INFO L273 TraceCheckUtils]: 56: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,002 INFO L273 TraceCheckUtils]: 57: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,003 INFO L273 TraceCheckUtils]: 58: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,004 INFO L273 TraceCheckUtils]: 59: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,006 INFO L273 TraceCheckUtils]: 60: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,007 INFO L273 TraceCheckUtils]: 61: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,009 INFO L273 TraceCheckUtils]: 62: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,010 INFO L273 TraceCheckUtils]: 63: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,011 INFO L273 TraceCheckUtils]: 64: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,012 INFO L273 TraceCheckUtils]: 65: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,013 INFO L273 TraceCheckUtils]: 66: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,014 INFO L273 TraceCheckUtils]: 67: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,015 INFO L273 TraceCheckUtils]: 68: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,016 INFO L273 TraceCheckUtils]: 69: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,017 INFO L273 TraceCheckUtils]: 70: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,018 INFO L273 TraceCheckUtils]: 71: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,019 INFO L273 TraceCheckUtils]: 72: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,031 INFO L273 TraceCheckUtils]: 73: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,034 INFO L273 TraceCheckUtils]: 74: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,035 INFO L273 TraceCheckUtils]: 75: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,036 INFO L273 TraceCheckUtils]: 76: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,037 INFO L273 TraceCheckUtils]: 77: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,038 INFO L273 TraceCheckUtils]: 78: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,039 INFO L273 TraceCheckUtils]: 79: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,040 INFO L273 TraceCheckUtils]: 80: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,041 INFO L273 TraceCheckUtils]: 81: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,042 INFO L273 TraceCheckUtils]: 82: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,043 INFO L273 TraceCheckUtils]: 83: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,044 INFO L273 TraceCheckUtils]: 84: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,045 INFO L273 TraceCheckUtils]: 85: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,046 INFO L273 TraceCheckUtils]: 86: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,047 INFO L273 TraceCheckUtils]: 87: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,048 INFO L273 TraceCheckUtils]: 88: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,049 INFO L273 TraceCheckUtils]: 89: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,050 INFO L273 TraceCheckUtils]: 90: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,053 INFO L273 TraceCheckUtils]: 91: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,055 INFO L273 TraceCheckUtils]: 92: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,056 INFO L273 TraceCheckUtils]: 93: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} is VALID [2018-11-23 10:11:06,060 INFO L273 TraceCheckUtils]: 94: Hoare triple {3021#(not (= |main_~#b~0.base| |main_~#a~0.base|))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3289#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|))))} is VALID [2018-11-23 10:11:08,066 INFO L273 TraceCheckUtils]: 95: Hoare triple {3289#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|))))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3293#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))} is UNKNOWN [2018-11-23 10:11:08,071 INFO L273 TraceCheckUtils]: 96: Hoare triple {3293#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3297#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (bvslt main_~i~0 (_ bv100000 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))} is VALID [2018-11-23 10:11:10,078 INFO L273 TraceCheckUtils]: 97: Hoare triple {3297#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (bvslt main_~i~0 (_ bv100000 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3301#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))} is UNKNOWN [2018-11-23 10:11:10,085 INFO L273 TraceCheckUtils]: 98: Hoare triple {3301#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))} assume !~bvslt32(~i~0, 100000bv32); {3305#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} is VALID [2018-11-23 10:11:10,086 INFO L273 TraceCheckUtils]: 99: Hoare triple {3305#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} havoc ~x~0;~x~0 := 0bv32; {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} is VALID [2018-11-23 10:11:10,088 INFO L273 TraceCheckUtils]: 100: Hoare triple {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} is VALID [2018-11-23 10:11:10,095 INFO L256 TraceCheckUtils]: 101: Hoare triple {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {3316#(exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (and (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))} is VALID [2018-11-23 10:11:10,096 INFO L273 TraceCheckUtils]: 102: Hoare triple {3316#(exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (and (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))} ~cond := #in~cond; {3316#(exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (and (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))} is VALID [2018-11-23 10:11:10,096 INFO L273 TraceCheckUtils]: 103: Hoare triple {3316#(exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (and (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))} assume !(0bv32 == ~cond); {3316#(exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (and (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))} is VALID [2018-11-23 10:11:10,097 INFO L273 TraceCheckUtils]: 104: Hoare triple {3316#(exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (and (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))} assume true; {3316#(exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (and (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))} is VALID [2018-11-23 10:11:10,098 INFO L268 TraceCheckUtils]: 105: Hoare quadruple {3316#(exists ((|v_main_~#a~0.base_BEFORE_CALL_1| (_ BitVec 32)) (main_~i~0 (_ BitVec 32)) (|v_main_~#b~0.base_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#b~0.offset_BEFORE_CALL_1| (_ BitVec 32)) (|v_main_~#a~0.offset_BEFORE_CALL_1| (_ BitVec 32))) (and (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967292 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32)))) (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (not (= |v_main_~#b~0.base_BEFORE_CALL_1| |v_main_~#a~0.base_BEFORE_CALL_1|)) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) main_~i~0) |v_main_~#b~0.offset_BEFORE_CALL_1| (_ bv4294967288 32))) (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) |v_main_~#a~0.offset_BEFORE_CALL_1| (_ bv399996 32))))))} {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} #53#return; {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} is VALID [2018-11-23 10:11:10,100 INFO L273 TraceCheckUtils]: 106: Hoare triple {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} havoc #t~mem3;havoc #t~mem4; {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} is VALID [2018-11-23 10:11:10,102 INFO L273 TraceCheckUtils]: 107: Hoare triple {3309#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= main_~x~0 (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {3335#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= (bvadd main_~x~0 (_ bv4294967295 32)) (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} is VALID [2018-11-23 10:11:10,256 INFO L273 TraceCheckUtils]: 108: Hoare triple {3335#(and (not (= |main_~#b~0.base| |main_~#a~0.base|)) (= (bvadd main_~x~0 (_ bv4294967295 32)) (_ bv0 32)) (exists ((main_~i~0 (_ BitVec 32))) (and (bvslt (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv100000 32)) (not (bvslt main_~i~0 (_ bv100000 32))) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967294 32)))) (_ bv399996 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967288 32)))) (= (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4294967292 32))) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv4294967295 32)))) |main_~#a~0.offset| (_ bv399996 32)))))))} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {3339#(= |main_#t~mem4| |main_#t~mem3|)} is VALID [2018-11-23 10:11:10,257 INFO L256 TraceCheckUtils]: 109: Hoare triple {3339#(= |main_#t~mem4| |main_#t~mem3|)} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {3343#(= (bvadd |__VERIFIER_assert_#in~cond| (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:11:10,258 INFO L273 TraceCheckUtils]: 110: Hoare triple {3343#(= (bvadd |__VERIFIER_assert_#in~cond| (_ bv4294967295 32)) (_ bv0 32))} ~cond := #in~cond; {3347#(= (bvadd __VERIFIER_assert_~cond (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:11:10,258 INFO L273 TraceCheckUtils]: 111: Hoare triple {3347#(= (bvadd __VERIFIER_assert_~cond (_ bv4294967295 32)) (_ bv0 32))} assume 0bv32 == ~cond; {3002#false} is VALID [2018-11-23 10:11:10,259 INFO L273 TraceCheckUtils]: 112: Hoare triple {3002#false} assume !false; {3002#false} is VALID [2018-11-23 10:11:10,303 INFO L134 CoverageAnalysis]: Checked inductivity of 2120 backedges. 180 proven. 2 refuted. 0 times theorem prover too weak. 1936 trivial. 2 not checked. [2018-11-23 10:11:10,303 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 10:11:17,522 WARN L180 SmtUtils]: Spent 863.00 ms on a formula simplification. DAG size of input: 61 DAG size of output: 1 [2018-11-23 10:11:17,522 INFO L267 ElimStorePlain]: Start of recursive call 1: End of recursive call: and 1 xjuncts. [2018-11-23 10:11:17,523 INFO L202 ElimStorePlain]: Needed 1 recursive calls to eliminate 4 variables, input treesize:150, output treesize:1 [2018-11-23 10:11:18,574 INFO L273 TraceCheckUtils]: 112: Hoare triple {3002#false} assume !false; {3002#false} is VALID [2018-11-23 10:11:18,575 INFO L273 TraceCheckUtils]: 111: Hoare triple {3357#(not (= (_ bv0 32) __VERIFIER_assert_~cond))} assume 0bv32 == ~cond; {3002#false} is VALID [2018-11-23 10:11:18,576 INFO L273 TraceCheckUtils]: 110: Hoare triple {3361#(not (= |__VERIFIER_assert_#in~cond| (_ bv0 32)))} ~cond := #in~cond; {3357#(not (= (_ bv0 32) __VERIFIER_assert_~cond))} is VALID [2018-11-23 10:11:18,576 INFO L256 TraceCheckUtils]: 109: Hoare triple {3339#(= |main_#t~mem4| |main_#t~mem3|)} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {3361#(not (= |__VERIFIER_assert_#in~cond| (_ bv0 32)))} is VALID [2018-11-23 10:11:18,577 INFO L273 TraceCheckUtils]: 108: Hoare triple {3368#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~x~0)) |main_~#b~0.offset| (_ bv399996 32))))} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {3339#(= |main_#t~mem4| |main_#t~mem3|)} is VALID [2018-11-23 10:11:20,591 INFO L273 TraceCheckUtils]: 107: Hoare triple {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {3368#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~x~0)) |main_~#b~0.offset| (_ bv399996 32))))} is UNKNOWN [2018-11-23 10:11:20,592 INFO L273 TraceCheckUtils]: 106: Hoare triple {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} havoc #t~mem3;havoc #t~mem4; {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} is VALID [2018-11-23 10:11:20,592 INFO L268 TraceCheckUtils]: 105: Hoare quadruple {3001#true} {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} #53#return; {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} is VALID [2018-11-23 10:11:20,593 INFO L273 TraceCheckUtils]: 104: Hoare triple {3001#true} assume true; {3001#true} is VALID [2018-11-23 10:11:20,593 INFO L273 TraceCheckUtils]: 103: Hoare triple {3001#true} assume !(0bv32 == ~cond); {3001#true} is VALID [2018-11-23 10:11:20,593 INFO L273 TraceCheckUtils]: 102: Hoare triple {3001#true} ~cond := #in~cond; {3001#true} is VALID [2018-11-23 10:11:20,593 INFO L256 TraceCheckUtils]: 101: Hoare triple {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {3001#true} is VALID [2018-11-23 10:11:20,593 INFO L273 TraceCheckUtils]: 100: Hoare triple {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} is VALID [2018-11-23 10:11:20,594 INFO L273 TraceCheckUtils]: 99: Hoare triple {3397#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd |main_~#b~0.offset| (_ bv399992 32))))} havoc ~x~0;~x~0 := 0bv32; {3372#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) main_~x~0) (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg (bvadd main_~x~0 (_ bv1 32)))) |main_~#b~0.offset| (_ bv399996 32))))} is VALID [2018-11-23 10:11:20,594 INFO L273 TraceCheckUtils]: 98: Hoare triple {3401#(or (bvslt main_~i~0 (_ bv100000 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd |main_~#b~0.offset| (_ bv399992 32)))))} assume !~bvslt32(~i~0, 100000bv32); {3397#(= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd |main_~#b~0.offset| (_ bv399992 32))))} is VALID [2018-11-23 10:11:20,596 INFO L273 TraceCheckUtils]: 97: Hoare triple {3405#(or (bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd |main_~#b~0.offset| (_ bv399992 32)))))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3401#(or (bvslt main_~i~0 (_ bv100000 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd |main_~#b~0.offset| (_ bv399992 32)))))} is VALID [2018-11-23 10:11:20,603 INFO L273 TraceCheckUtils]: 96: Hoare triple {3409#(or (bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32)) (= (select (select (store |#memory_int| |main_~#b~0.base| (store (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32))))) |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (store (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32)))) (bvadd |main_~#b~0.offset| (_ bv399992 32)))) (not (bvslt main_~i~0 (_ bv100000 32))))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3405#(or (bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32)) (= (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (select |#memory_int| |main_~#b~0.base|) (bvadd |main_~#b~0.offset| (_ bv399992 32)))))} is VALID [2018-11-23 10:11:22,609 INFO L273 TraceCheckUtils]: 95: Hoare triple {3413#(or (not (bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))) (bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32)) (= (select (select (store |#memory_int| |main_~#b~0.base| (store (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4 32)) (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv1 32)))) (_ bv399996 32))))) |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (store (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4 32)) (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv1 32)))) (_ bv399996 32)))) (bvadd |main_~#b~0.offset| (_ bv399992 32)))))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3409#(or (bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32)) (= (select (select (store |#memory_int| |main_~#b~0.base| (store (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32))))) |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (store (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset|) (select (select |#memory_int| |main_~#a~0.base|) (bvadd (bvmul (_ bv4 32) (bvneg main_~i~0)) |main_~#a~0.offset| (_ bv399996 32)))) (bvadd |main_~#b~0.offset| (_ bv399992 32)))) (not (bvslt main_~i~0 (_ bv100000 32))))} is UNKNOWN [2018-11-23 10:11:23,130 INFO L273 TraceCheckUtils]: 94: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3413#(or (not (bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))) (bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32)) (= (select (select (store |#memory_int| |main_~#b~0.base| (store (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4 32)) (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv1 32)))) (_ bv399996 32))))) |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (_ bv4 32))) (select (store (select |#memory_int| |main_~#b~0.base|) (bvadd (bvmul (_ bv4 32) main_~i~0) |main_~#b~0.offset| (_ bv4 32)) (select (select |#memory_int| |main_~#a~0.base|) (bvadd |main_~#a~0.offset| (bvmul (_ bv4 32) (bvneg (bvadd main_~i~0 (_ bv1 32)))) (_ bv399996 32)))) (bvadd |main_~#b~0.offset| (_ bv399992 32)))))} is VALID [2018-11-23 10:11:23,131 INFO L273 TraceCheckUtils]: 93: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,131 INFO L273 TraceCheckUtils]: 92: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,131 INFO L273 TraceCheckUtils]: 91: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,131 INFO L273 TraceCheckUtils]: 90: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,131 INFO L273 TraceCheckUtils]: 89: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,132 INFO L273 TraceCheckUtils]: 88: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,132 INFO L273 TraceCheckUtils]: 87: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,132 INFO L273 TraceCheckUtils]: 86: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,132 INFO L273 TraceCheckUtils]: 85: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,132 INFO L273 TraceCheckUtils]: 84: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,132 INFO L273 TraceCheckUtils]: 83: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,132 INFO L273 TraceCheckUtils]: 82: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,132 INFO L273 TraceCheckUtils]: 81: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,133 INFO L273 TraceCheckUtils]: 80: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,133 INFO L273 TraceCheckUtils]: 79: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,133 INFO L273 TraceCheckUtils]: 78: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,133 INFO L273 TraceCheckUtils]: 77: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,133 INFO L273 TraceCheckUtils]: 76: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,133 INFO L273 TraceCheckUtils]: 75: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,134 INFO L273 TraceCheckUtils]: 74: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,134 INFO L273 TraceCheckUtils]: 73: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,134 INFO L273 TraceCheckUtils]: 72: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,134 INFO L273 TraceCheckUtils]: 71: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,134 INFO L273 TraceCheckUtils]: 70: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,135 INFO L273 TraceCheckUtils]: 69: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,135 INFO L273 TraceCheckUtils]: 68: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,135 INFO L273 TraceCheckUtils]: 67: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,135 INFO L273 TraceCheckUtils]: 66: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,135 INFO L273 TraceCheckUtils]: 65: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,135 INFO L273 TraceCheckUtils]: 64: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,136 INFO L273 TraceCheckUtils]: 63: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,136 INFO L273 TraceCheckUtils]: 62: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,136 INFO L273 TraceCheckUtils]: 61: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,136 INFO L273 TraceCheckUtils]: 60: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,136 INFO L273 TraceCheckUtils]: 59: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,136 INFO L273 TraceCheckUtils]: 58: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,137 INFO L273 TraceCheckUtils]: 57: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,137 INFO L273 TraceCheckUtils]: 56: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,137 INFO L273 TraceCheckUtils]: 55: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,137 INFO L273 TraceCheckUtils]: 54: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,137 INFO L273 TraceCheckUtils]: 53: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,138 INFO L273 TraceCheckUtils]: 52: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,138 INFO L273 TraceCheckUtils]: 51: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,138 INFO L273 TraceCheckUtils]: 50: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,138 INFO L273 TraceCheckUtils]: 49: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,138 INFO L273 TraceCheckUtils]: 48: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,138 INFO L273 TraceCheckUtils]: 47: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,139 INFO L273 TraceCheckUtils]: 46: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,139 INFO L273 TraceCheckUtils]: 45: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,139 INFO L273 TraceCheckUtils]: 44: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,139 INFO L273 TraceCheckUtils]: 43: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,139 INFO L273 TraceCheckUtils]: 42: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,140 INFO L273 TraceCheckUtils]: 41: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,140 INFO L273 TraceCheckUtils]: 40: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,140 INFO L273 TraceCheckUtils]: 39: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,140 INFO L273 TraceCheckUtils]: 38: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,140 INFO L273 TraceCheckUtils]: 37: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,140 INFO L273 TraceCheckUtils]: 36: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,141 INFO L273 TraceCheckUtils]: 35: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,141 INFO L273 TraceCheckUtils]: 34: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,141 INFO L273 TraceCheckUtils]: 33: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,141 INFO L273 TraceCheckUtils]: 32: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,141 INFO L273 TraceCheckUtils]: 31: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,141 INFO L273 TraceCheckUtils]: 30: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,142 INFO L273 TraceCheckUtils]: 29: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,142 INFO L273 TraceCheckUtils]: 28: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,142 INFO L273 TraceCheckUtils]: 27: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,142 INFO L273 TraceCheckUtils]: 26: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,142 INFO L273 TraceCheckUtils]: 25: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,142 INFO L273 TraceCheckUtils]: 24: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,143 INFO L273 TraceCheckUtils]: 23: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,143 INFO L273 TraceCheckUtils]: 22: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,143 INFO L273 TraceCheckUtils]: 21: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,143 INFO L273 TraceCheckUtils]: 20: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,143 INFO L273 TraceCheckUtils]: 19: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,143 INFO L273 TraceCheckUtils]: 18: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,143 INFO L273 TraceCheckUtils]: 17: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,143 INFO L273 TraceCheckUtils]: 16: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,144 INFO L273 TraceCheckUtils]: 15: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,144 INFO L273 TraceCheckUtils]: 14: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,144 INFO L273 TraceCheckUtils]: 13: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,144 INFO L273 TraceCheckUtils]: 12: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,144 INFO L273 TraceCheckUtils]: 11: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,144 INFO L273 TraceCheckUtils]: 10: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,144 INFO L273 TraceCheckUtils]: 9: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,144 INFO L273 TraceCheckUtils]: 8: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,145 INFO L273 TraceCheckUtils]: 7: Hoare triple {3001#true} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {3001#true} is VALID [2018-11-23 10:11:23,145 INFO L273 TraceCheckUtils]: 6: Hoare triple {3001#true} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {3001#true} is VALID [2018-11-23 10:11:23,145 INFO L273 TraceCheckUtils]: 5: Hoare triple {3001#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {3001#true} is VALID [2018-11-23 10:11:23,145 INFO L256 TraceCheckUtils]: 4: Hoare triple {3001#true} call #t~ret5 := main(); {3001#true} is VALID [2018-11-23 10:11:23,145 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {3001#true} {3001#true} #49#return; {3001#true} is VALID [2018-11-23 10:11:23,145 INFO L273 TraceCheckUtils]: 2: Hoare triple {3001#true} assume true; {3001#true} is VALID [2018-11-23 10:11:23,145 INFO L273 TraceCheckUtils]: 1: Hoare triple {3001#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {3001#true} is VALID [2018-11-23 10:11:23,145 INFO L256 TraceCheckUtils]: 0: Hoare triple {3001#true} call ULTIMATE.init(); {3001#true} is VALID [2018-11-23 10:11:23,156 INFO L134 CoverageAnalysis]: Checked inductivity of 2120 backedges. 180 proven. 4 refuted. 0 times theorem prover too weak. 1936 trivial. 0 not checked. [2018-11-23 10:11:23,157 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-11-23 10:11:23,157 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [14, 12] total 23 [2018-11-23 10:11:23,158 INFO L78 Accepts]: Start accepts. Automaton has 23 states. Word has length 113 [2018-11-23 10:11:23,159 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:11:23,159 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 23 states. [2018-11-23 10:11:39,895 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 48 edges. 40 inductive. 0 not inductive. 8 times theorem prover too weak to decide inductivity. [2018-11-23 10:11:39,895 INFO L459 AbstractCegarLoop]: Interpolant automaton has 23 states [2018-11-23 10:11:39,895 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 23 interpolants. [2018-11-23 10:11:39,895 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=89, Invalid=376, Unknown=1, NotChecked=40, Total=506 [2018-11-23 10:11:39,896 INFO L87 Difference]: Start difference. First operand 116 states and 117 transitions. Second operand 23 states. [2018-11-23 10:11:53,593 WARN L180 SmtUtils]: Spent 262.00 ms on a formula simplification. DAG size of input: 43 DAG size of output: 40 [2018-11-23 10:12:01,948 WARN L180 SmtUtils]: Spent 505.00 ms on a formula simplification. DAG size of input: 37 DAG size of output: 33 [2018-11-23 10:12:10,118 WARN L180 SmtUtils]: Spent 211.00 ms on a formula simplification that was a NOOP. DAG size: 44 [2018-11-23 10:12:15,609 WARN L180 SmtUtils]: Spent 147.00 ms on a formula simplification that was a NOOP. DAG size: 40 [2018-11-23 10:12:19,215 WARN L180 SmtUtils]: Spent 157.00 ms on a formula simplification that was a NOOP. DAG size: 43 [2018-11-23 10:12:22,383 WARN L180 SmtUtils]: Spent 196.00 ms on a formula simplification that was a NOOP. DAG size: 46 [2018-11-23 10:12:27,406 WARN L180 SmtUtils]: Spent 2.05 s on a formula simplification that was a NOOP. DAG size: 44 [2018-11-23 10:12:30,027 WARN L180 SmtUtils]: Spent 2.05 s on a formula simplification that was a NOOP. DAG size: 47 [2018-11-23 10:12:34,425 WARN L180 SmtUtils]: Spent 156.00 ms on a formula simplification that was a NOOP. DAG size: 44 [2018-11-23 10:12:35,514 WARN L180 SmtUtils]: Spent 182.00 ms on a formula simplification that was a NOOP. DAG size: 47 [2018-11-23 10:13:13,586 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:13:13,586 INFO L93 Difference]: Finished difference Result 128 states and 129 transitions. [2018-11-23 10:13:13,587 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 18 states. [2018-11-23 10:13:13,587 INFO L78 Accepts]: Start accepts. Automaton has 23 states. Word has length 113 [2018-11-23 10:13:13,587 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 10:13:13,587 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 23 states. [2018-11-23 10:13:13,589 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 18 states to 18 states and 42 transitions. [2018-11-23 10:13:13,590 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 23 states. [2018-11-23 10:13:13,591 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 18 states to 18 states and 42 transitions. [2018-11-23 10:13:13,591 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 18 states and 42 transitions. [2018-11-23 10:13:27,777 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 42 edges. 36 inductive. 0 not inductive. 6 times theorem prover too weak to decide inductivity. [2018-11-23 10:13:27,779 INFO L225 Difference]: With dead ends: 128 [2018-11-23 10:13:27,779 INFO L226 Difference]: Without dead ends: 126 [2018-11-23 10:13:27,780 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 237 GetRequests, 203 SyntacticMatches, 1 SemanticMatches, 33 ConstructedPredicates, 1 IntricatePredicates, 0 DeprecatedPredicates, 209 ImplicationChecksByTransitivity, 25.7s TimeCoverageRelationStatistics Valid=234, Invalid=888, Unknown=4, NotChecked=64, Total=1190 [2018-11-23 10:13:27,781 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 126 states. [2018-11-23 10:13:28,202 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 126 to 124. [2018-11-23 10:13:28,202 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2018-11-23 10:13:28,202 INFO L82 GeneralOperation]: Start isEquivalent. First operand 126 states. Second operand 124 states. [2018-11-23 10:13:28,203 INFO L74 IsIncluded]: Start isIncluded. First operand 126 states. Second operand 124 states. [2018-11-23 10:13:28,203 INFO L87 Difference]: Start difference. First operand 126 states. Second operand 124 states. [2018-11-23 10:13:28,207 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:13:28,208 INFO L93 Difference]: Finished difference Result 126 states and 127 transitions. [2018-11-23 10:13:28,208 INFO L276 IsEmpty]: Start isEmpty. Operand 126 states and 127 transitions. [2018-11-23 10:13:28,208 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:13:28,208 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:13:28,209 INFO L74 IsIncluded]: Start isIncluded. First operand 124 states. Second operand 126 states. [2018-11-23 10:13:28,209 INFO L87 Difference]: Start difference. First operand 124 states. Second operand 126 states. [2018-11-23 10:13:28,212 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 10:13:28,212 INFO L93 Difference]: Finished difference Result 126 states and 127 transitions. [2018-11-23 10:13:28,213 INFO L276 IsEmpty]: Start isEmpty. Operand 126 states and 127 transitions. [2018-11-23 10:13:28,213 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2018-11-23 10:13:28,213 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2018-11-23 10:13:28,213 INFO L88 GeneralOperation]: Finished isEquivalent. [2018-11-23 10:13:28,213 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2018-11-23 10:13:28,213 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 124 states. [2018-11-23 10:13:28,217 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 124 states to 124 states and 125 transitions. [2018-11-23 10:13:28,217 INFO L78 Accepts]: Start accepts. Automaton has 124 states and 125 transitions. Word has length 113 [2018-11-23 10:13:28,218 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 10:13:28,218 INFO L480 AbstractCegarLoop]: Abstraction has 124 states and 125 transitions. [2018-11-23 10:13:28,218 INFO L481 AbstractCegarLoop]: Interpolant automaton has 23 states. [2018-11-23 10:13:28,218 INFO L276 IsEmpty]: Start isEmpty. Operand 124 states and 125 transitions. [2018-11-23 10:13:28,220 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 122 [2018-11-23 10:13:28,220 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 10:13:28,220 INFO L402 BasicCegarLoop]: trace histogram [46, 46, 3, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 10:13:28,220 INFO L423 AbstractCegarLoop]: === Iteration 9 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 10:13:28,220 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 10:13:28,221 INFO L82 PathProgramCache]: Analyzing trace with hash 726278596, now seen corresponding path program 4 times [2018-11-23 10:13:28,221 INFO L223 ckRefinementStrategy]: Switched to mode CVC4_FPBP [2018-11-23 10:13:28,221 INFO L69 tionRefinementEngine]: Using refinement strategy WolfRefinementStrategy No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/cvc4nyu Starting monitored process 10 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 10 with cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk [2018-11-23 10:13:28,239 INFO L101 rtionOrderModulation]: Changing assertion order to TERMS_WITH_SMALL_CONSTANTS_FIRST [2018-11-23 10:13:28,416 INFO L249 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2018-11-23 10:13:28,416 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2018-11-23 10:13:28,480 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 10:13:28,482 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 10:13:30,092 INFO L256 TraceCheckUtils]: 0: Hoare triple {4349#true} call ULTIMATE.init(); {4349#true} is VALID [2018-11-23 10:13:30,093 INFO L273 TraceCheckUtils]: 1: Hoare triple {4349#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {4349#true} is VALID [2018-11-23 10:13:30,093 INFO L273 TraceCheckUtils]: 2: Hoare triple {4349#true} assume true; {4349#true} is VALID [2018-11-23 10:13:30,093 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {4349#true} {4349#true} #49#return; {4349#true} is VALID [2018-11-23 10:13:30,094 INFO L256 TraceCheckUtils]: 4: Hoare triple {4349#true} call #t~ret5 := main(); {4349#true} is VALID [2018-11-23 10:13:30,094 INFO L273 TraceCheckUtils]: 5: Hoare triple {4349#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {4369#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:13:30,095 INFO L273 TraceCheckUtils]: 6: Hoare triple {4369#(= main_~i~0 (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4369#(= main_~i~0 (_ bv0 32))} is VALID [2018-11-23 10:13:30,095 INFO L273 TraceCheckUtils]: 7: Hoare triple {4369#(= main_~i~0 (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4376#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,096 INFO L273 TraceCheckUtils]: 8: Hoare triple {4376#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4376#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,096 INFO L273 TraceCheckUtils]: 9: Hoare triple {4376#(= (bvadd main_~i~0 (_ bv4294967295 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4383#(= (_ bv2 32) main_~i~0)} is VALID [2018-11-23 10:13:30,096 INFO L273 TraceCheckUtils]: 10: Hoare triple {4383#(= (_ bv2 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4383#(= (_ bv2 32) main_~i~0)} is VALID [2018-11-23 10:13:30,097 INFO L273 TraceCheckUtils]: 11: Hoare triple {4383#(= (_ bv2 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4390#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,097 INFO L273 TraceCheckUtils]: 12: Hoare triple {4390#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4390#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,098 INFO L273 TraceCheckUtils]: 13: Hoare triple {4390#(= (bvadd main_~i~0 (_ bv4294967293 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4397#(= (_ bv4 32) main_~i~0)} is VALID [2018-11-23 10:13:30,098 INFO L273 TraceCheckUtils]: 14: Hoare triple {4397#(= (_ bv4 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4397#(= (_ bv4 32) main_~i~0)} is VALID [2018-11-23 10:13:30,099 INFO L273 TraceCheckUtils]: 15: Hoare triple {4397#(= (_ bv4 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4404#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,099 INFO L273 TraceCheckUtils]: 16: Hoare triple {4404#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4404#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,100 INFO L273 TraceCheckUtils]: 17: Hoare triple {4404#(= (bvadd main_~i~0 (_ bv4294967291 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4411#(= (_ bv6 32) main_~i~0)} is VALID [2018-11-23 10:13:30,100 INFO L273 TraceCheckUtils]: 18: Hoare triple {4411#(= (_ bv6 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4411#(= (_ bv6 32) main_~i~0)} is VALID [2018-11-23 10:13:30,101 INFO L273 TraceCheckUtils]: 19: Hoare triple {4411#(= (_ bv6 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4418#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,102 INFO L273 TraceCheckUtils]: 20: Hoare triple {4418#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4418#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,103 INFO L273 TraceCheckUtils]: 21: Hoare triple {4418#(= (bvadd main_~i~0 (_ bv4294967289 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4425#(= (_ bv8 32) main_~i~0)} is VALID [2018-11-23 10:13:30,103 INFO L273 TraceCheckUtils]: 22: Hoare triple {4425#(= (_ bv8 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4425#(= (_ bv8 32) main_~i~0)} is VALID [2018-11-23 10:13:30,104 INFO L273 TraceCheckUtils]: 23: Hoare triple {4425#(= (_ bv8 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4432#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,104 INFO L273 TraceCheckUtils]: 24: Hoare triple {4432#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4432#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,105 INFO L273 TraceCheckUtils]: 25: Hoare triple {4432#(= (bvadd main_~i~0 (_ bv4294967287 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4439#(= (_ bv10 32) main_~i~0)} is VALID [2018-11-23 10:13:30,106 INFO L273 TraceCheckUtils]: 26: Hoare triple {4439#(= (_ bv10 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4439#(= (_ bv10 32) main_~i~0)} is VALID [2018-11-23 10:13:30,106 INFO L273 TraceCheckUtils]: 27: Hoare triple {4439#(= (_ bv10 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4446#(= (bvadd main_~i~0 (_ bv4294967285 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,107 INFO L273 TraceCheckUtils]: 28: Hoare triple {4446#(= (bvadd main_~i~0 (_ bv4294967285 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4446#(= (bvadd main_~i~0 (_ bv4294967285 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,108 INFO L273 TraceCheckUtils]: 29: Hoare triple {4446#(= (bvadd main_~i~0 (_ bv4294967285 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4453#(= (_ bv12 32) main_~i~0)} is VALID [2018-11-23 10:13:30,108 INFO L273 TraceCheckUtils]: 30: Hoare triple {4453#(= (_ bv12 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4453#(= (_ bv12 32) main_~i~0)} is VALID [2018-11-23 10:13:30,109 INFO L273 TraceCheckUtils]: 31: Hoare triple {4453#(= (_ bv12 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4460#(= (bvadd main_~i~0 (_ bv4294967283 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,109 INFO L273 TraceCheckUtils]: 32: Hoare triple {4460#(= (bvadd main_~i~0 (_ bv4294967283 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4460#(= (bvadd main_~i~0 (_ bv4294967283 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,110 INFO L273 TraceCheckUtils]: 33: Hoare triple {4460#(= (bvadd main_~i~0 (_ bv4294967283 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4467#(= (_ bv14 32) main_~i~0)} is VALID [2018-11-23 10:13:30,111 INFO L273 TraceCheckUtils]: 34: Hoare triple {4467#(= (_ bv14 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4467#(= (_ bv14 32) main_~i~0)} is VALID [2018-11-23 10:13:30,111 INFO L273 TraceCheckUtils]: 35: Hoare triple {4467#(= (_ bv14 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4474#(= (bvadd main_~i~0 (_ bv4294967281 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,112 INFO L273 TraceCheckUtils]: 36: Hoare triple {4474#(= (bvadd main_~i~0 (_ bv4294967281 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4474#(= (bvadd main_~i~0 (_ bv4294967281 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,113 INFO L273 TraceCheckUtils]: 37: Hoare triple {4474#(= (bvadd main_~i~0 (_ bv4294967281 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4481#(= (_ bv16 32) main_~i~0)} is VALID [2018-11-23 10:13:30,113 INFO L273 TraceCheckUtils]: 38: Hoare triple {4481#(= (_ bv16 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4481#(= (_ bv16 32) main_~i~0)} is VALID [2018-11-23 10:13:30,114 INFO L273 TraceCheckUtils]: 39: Hoare triple {4481#(= (_ bv16 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4488#(= (bvadd main_~i~0 (_ bv4294967279 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,115 INFO L273 TraceCheckUtils]: 40: Hoare triple {4488#(= (bvadd main_~i~0 (_ bv4294967279 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4488#(= (bvadd main_~i~0 (_ bv4294967279 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,115 INFO L273 TraceCheckUtils]: 41: Hoare triple {4488#(= (bvadd main_~i~0 (_ bv4294967279 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4495#(= (_ bv18 32) main_~i~0)} is VALID [2018-11-23 10:13:30,116 INFO L273 TraceCheckUtils]: 42: Hoare triple {4495#(= (_ bv18 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4495#(= (_ bv18 32) main_~i~0)} is VALID [2018-11-23 10:13:30,117 INFO L273 TraceCheckUtils]: 43: Hoare triple {4495#(= (_ bv18 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4502#(= (bvadd main_~i~0 (_ bv4294967277 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,117 INFO L273 TraceCheckUtils]: 44: Hoare triple {4502#(= (bvadd main_~i~0 (_ bv4294967277 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4502#(= (bvadd main_~i~0 (_ bv4294967277 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,118 INFO L273 TraceCheckUtils]: 45: Hoare triple {4502#(= (bvadd main_~i~0 (_ bv4294967277 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4509#(= (_ bv20 32) main_~i~0)} is VALID [2018-11-23 10:13:30,119 INFO L273 TraceCheckUtils]: 46: Hoare triple {4509#(= (_ bv20 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4509#(= (_ bv20 32) main_~i~0)} is VALID [2018-11-23 10:13:30,120 INFO L273 TraceCheckUtils]: 47: Hoare triple {4509#(= (_ bv20 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4516#(= (bvadd main_~i~0 (_ bv4294967275 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,120 INFO L273 TraceCheckUtils]: 48: Hoare triple {4516#(= (bvadd main_~i~0 (_ bv4294967275 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4516#(= (bvadd main_~i~0 (_ bv4294967275 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,121 INFO L273 TraceCheckUtils]: 49: Hoare triple {4516#(= (bvadd main_~i~0 (_ bv4294967275 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4523#(= (bvadd main_~i~0 (_ bv4294967274 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,121 INFO L273 TraceCheckUtils]: 50: Hoare triple {4523#(= (bvadd main_~i~0 (_ bv4294967274 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4523#(= (bvadd main_~i~0 (_ bv4294967274 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,122 INFO L273 TraceCheckUtils]: 51: Hoare triple {4523#(= (bvadd main_~i~0 (_ bv4294967274 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4530#(= (bvadd main_~i~0 (_ bv4294967273 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,123 INFO L273 TraceCheckUtils]: 52: Hoare triple {4530#(= (bvadd main_~i~0 (_ bv4294967273 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4530#(= (bvadd main_~i~0 (_ bv4294967273 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,124 INFO L273 TraceCheckUtils]: 53: Hoare triple {4530#(= (bvadd main_~i~0 (_ bv4294967273 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4537#(= (bvadd main_~i~0 (_ bv4294967272 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,124 INFO L273 TraceCheckUtils]: 54: Hoare triple {4537#(= (bvadd main_~i~0 (_ bv4294967272 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4537#(= (bvadd main_~i~0 (_ bv4294967272 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,125 INFO L273 TraceCheckUtils]: 55: Hoare triple {4537#(= (bvadd main_~i~0 (_ bv4294967272 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4544#(= (_ bv25 32) main_~i~0)} is VALID [2018-11-23 10:13:30,125 INFO L273 TraceCheckUtils]: 56: Hoare triple {4544#(= (_ bv25 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4544#(= (_ bv25 32) main_~i~0)} is VALID [2018-11-23 10:13:30,126 INFO L273 TraceCheckUtils]: 57: Hoare triple {4544#(= (_ bv25 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4551#(= (bvadd main_~i~0 (_ bv4294967270 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,127 INFO L273 TraceCheckUtils]: 58: Hoare triple {4551#(= (bvadd main_~i~0 (_ bv4294967270 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4551#(= (bvadd main_~i~0 (_ bv4294967270 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,128 INFO L273 TraceCheckUtils]: 59: Hoare triple {4551#(= (bvadd main_~i~0 (_ bv4294967270 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4558#(= (_ bv27 32) main_~i~0)} is VALID [2018-11-23 10:13:30,128 INFO L273 TraceCheckUtils]: 60: Hoare triple {4558#(= (_ bv27 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4558#(= (_ bv27 32) main_~i~0)} is VALID [2018-11-23 10:13:30,129 INFO L273 TraceCheckUtils]: 61: Hoare triple {4558#(= (_ bv27 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4565#(= (bvadd main_~i~0 (_ bv4294967268 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,129 INFO L273 TraceCheckUtils]: 62: Hoare triple {4565#(= (bvadd main_~i~0 (_ bv4294967268 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4565#(= (bvadd main_~i~0 (_ bv4294967268 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,130 INFO L273 TraceCheckUtils]: 63: Hoare triple {4565#(= (bvadd main_~i~0 (_ bv4294967268 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4572#(= (_ bv29 32) main_~i~0)} is VALID [2018-11-23 10:13:30,131 INFO L273 TraceCheckUtils]: 64: Hoare triple {4572#(= (_ bv29 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4572#(= (_ bv29 32) main_~i~0)} is VALID [2018-11-23 10:13:30,131 INFO L273 TraceCheckUtils]: 65: Hoare triple {4572#(= (_ bv29 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4579#(= (bvadd main_~i~0 (_ bv4294967266 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,132 INFO L273 TraceCheckUtils]: 66: Hoare triple {4579#(= (bvadd main_~i~0 (_ bv4294967266 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4579#(= (bvadd main_~i~0 (_ bv4294967266 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,133 INFO L273 TraceCheckUtils]: 67: Hoare triple {4579#(= (bvadd main_~i~0 (_ bv4294967266 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4586#(= (_ bv31 32) main_~i~0)} is VALID [2018-11-23 10:13:30,133 INFO L273 TraceCheckUtils]: 68: Hoare triple {4586#(= (_ bv31 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4586#(= (_ bv31 32) main_~i~0)} is VALID [2018-11-23 10:13:30,134 INFO L273 TraceCheckUtils]: 69: Hoare triple {4586#(= (_ bv31 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4593#(= (bvadd main_~i~0 (_ bv4294967264 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,134 INFO L273 TraceCheckUtils]: 70: Hoare triple {4593#(= (bvadd main_~i~0 (_ bv4294967264 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4593#(= (bvadd main_~i~0 (_ bv4294967264 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,135 INFO L273 TraceCheckUtils]: 71: Hoare triple {4593#(= (bvadd main_~i~0 (_ bv4294967264 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4600#(= (_ bv33 32) main_~i~0)} is VALID [2018-11-23 10:13:30,136 INFO L273 TraceCheckUtils]: 72: Hoare triple {4600#(= (_ bv33 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4600#(= (_ bv33 32) main_~i~0)} is VALID [2018-11-23 10:13:30,136 INFO L273 TraceCheckUtils]: 73: Hoare triple {4600#(= (_ bv33 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4607#(= (bvadd main_~i~0 (_ bv4294967262 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,137 INFO L273 TraceCheckUtils]: 74: Hoare triple {4607#(= (bvadd main_~i~0 (_ bv4294967262 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4607#(= (bvadd main_~i~0 (_ bv4294967262 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,138 INFO L273 TraceCheckUtils]: 75: Hoare triple {4607#(= (bvadd main_~i~0 (_ bv4294967262 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4614#(= (_ bv35 32) main_~i~0)} is VALID [2018-11-23 10:13:30,138 INFO L273 TraceCheckUtils]: 76: Hoare triple {4614#(= (_ bv35 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4614#(= (_ bv35 32) main_~i~0)} is VALID [2018-11-23 10:13:30,139 INFO L273 TraceCheckUtils]: 77: Hoare triple {4614#(= (_ bv35 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4621#(= (bvadd main_~i~0 (_ bv4294967260 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,139 INFO L273 TraceCheckUtils]: 78: Hoare triple {4621#(= (bvadd main_~i~0 (_ bv4294967260 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4621#(= (bvadd main_~i~0 (_ bv4294967260 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,140 INFO L273 TraceCheckUtils]: 79: Hoare triple {4621#(= (bvadd main_~i~0 (_ bv4294967260 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4628#(= (_ bv37 32) main_~i~0)} is VALID [2018-11-23 10:13:30,141 INFO L273 TraceCheckUtils]: 80: Hoare triple {4628#(= (_ bv37 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4628#(= (_ bv37 32) main_~i~0)} is VALID [2018-11-23 10:13:30,142 INFO L273 TraceCheckUtils]: 81: Hoare triple {4628#(= (_ bv37 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4635#(= (bvadd main_~i~0 (_ bv4294967258 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,142 INFO L273 TraceCheckUtils]: 82: Hoare triple {4635#(= (bvadd main_~i~0 (_ bv4294967258 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4635#(= (bvadd main_~i~0 (_ bv4294967258 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,143 INFO L273 TraceCheckUtils]: 83: Hoare triple {4635#(= (bvadd main_~i~0 (_ bv4294967258 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4642#(= (_ bv39 32) main_~i~0)} is VALID [2018-11-23 10:13:30,144 INFO L273 TraceCheckUtils]: 84: Hoare triple {4642#(= (_ bv39 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4642#(= (_ bv39 32) main_~i~0)} is VALID [2018-11-23 10:13:30,144 INFO L273 TraceCheckUtils]: 85: Hoare triple {4642#(= (_ bv39 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4649#(= (bvadd main_~i~0 (_ bv4294967256 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,145 INFO L273 TraceCheckUtils]: 86: Hoare triple {4649#(= (bvadd main_~i~0 (_ bv4294967256 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4649#(= (bvadd main_~i~0 (_ bv4294967256 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,146 INFO L273 TraceCheckUtils]: 87: Hoare triple {4649#(= (bvadd main_~i~0 (_ bv4294967256 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4656#(= (_ bv41 32) main_~i~0)} is VALID [2018-11-23 10:13:30,146 INFO L273 TraceCheckUtils]: 88: Hoare triple {4656#(= (_ bv41 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4656#(= (_ bv41 32) main_~i~0)} is VALID [2018-11-23 10:13:30,147 INFO L273 TraceCheckUtils]: 89: Hoare triple {4656#(= (_ bv41 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4663#(= (bvadd main_~i~0 (_ bv4294967254 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,164 INFO L273 TraceCheckUtils]: 90: Hoare triple {4663#(= (bvadd main_~i~0 (_ bv4294967254 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4663#(= (bvadd main_~i~0 (_ bv4294967254 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,173 INFO L273 TraceCheckUtils]: 91: Hoare triple {4663#(= (bvadd main_~i~0 (_ bv4294967254 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4670#(= (_ bv43 32) main_~i~0)} is VALID [2018-11-23 10:13:30,173 INFO L273 TraceCheckUtils]: 92: Hoare triple {4670#(= (_ bv43 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4670#(= (_ bv43 32) main_~i~0)} is VALID [2018-11-23 10:13:30,191 INFO L273 TraceCheckUtils]: 93: Hoare triple {4670#(= (_ bv43 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4677#(= (bvadd main_~i~0 (_ bv4294967252 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,200 INFO L273 TraceCheckUtils]: 94: Hoare triple {4677#(= (bvadd main_~i~0 (_ bv4294967252 32)) (_ bv0 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4677#(= (bvadd main_~i~0 (_ bv4294967252 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,200 INFO L273 TraceCheckUtils]: 95: Hoare triple {4677#(= (bvadd main_~i~0 (_ bv4294967252 32)) (_ bv0 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4684#(= (_ bv45 32) main_~i~0)} is VALID [2018-11-23 10:13:30,201 INFO L273 TraceCheckUtils]: 96: Hoare triple {4684#(= (_ bv45 32) main_~i~0)} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4684#(= (_ bv45 32) main_~i~0)} is VALID [2018-11-23 10:13:30,201 INFO L273 TraceCheckUtils]: 97: Hoare triple {4684#(= (_ bv45 32) main_~i~0)} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4691#(= (bvadd main_~i~0 (_ bv4294967250 32)) (_ bv0 32))} is VALID [2018-11-23 10:13:30,202 INFO L273 TraceCheckUtils]: 98: Hoare triple {4691#(= (bvadd main_~i~0 (_ bv4294967250 32)) (_ bv0 32))} assume !~bvslt32(~i~0, 100000bv32); {4350#false} is VALID [2018-11-23 10:13:30,202 INFO L273 TraceCheckUtils]: 99: Hoare triple {4350#false} havoc ~x~0;~x~0 := 0bv32; {4350#false} is VALID [2018-11-23 10:13:30,202 INFO L273 TraceCheckUtils]: 100: Hoare triple {4350#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {4350#false} is VALID [2018-11-23 10:13:30,202 INFO L256 TraceCheckUtils]: 101: Hoare triple {4350#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {4350#false} is VALID [2018-11-23 10:13:30,202 INFO L273 TraceCheckUtils]: 102: Hoare triple {4350#false} ~cond := #in~cond; {4350#false} is VALID [2018-11-23 10:13:30,202 INFO L273 TraceCheckUtils]: 103: Hoare triple {4350#false} assume !(0bv32 == ~cond); {4350#false} is VALID [2018-11-23 10:13:30,203 INFO L273 TraceCheckUtils]: 104: Hoare triple {4350#false} assume true; {4350#false} is VALID [2018-11-23 10:13:30,203 INFO L268 TraceCheckUtils]: 105: Hoare quadruple {4350#false} {4350#false} #53#return; {4350#false} is VALID [2018-11-23 10:13:30,203 INFO L273 TraceCheckUtils]: 106: Hoare triple {4350#false} havoc #t~mem3;havoc #t~mem4; {4350#false} is VALID [2018-11-23 10:13:30,203 INFO L273 TraceCheckUtils]: 107: Hoare triple {4350#false} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {4350#false} is VALID [2018-11-23 10:13:30,203 INFO L273 TraceCheckUtils]: 108: Hoare triple {4350#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {4350#false} is VALID [2018-11-23 10:13:30,203 INFO L256 TraceCheckUtils]: 109: Hoare triple {4350#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {4350#false} is VALID [2018-11-23 10:13:30,203 INFO L273 TraceCheckUtils]: 110: Hoare triple {4350#false} ~cond := #in~cond; {4350#false} is VALID [2018-11-23 10:13:30,203 INFO L273 TraceCheckUtils]: 111: Hoare triple {4350#false} assume !(0bv32 == ~cond); {4350#false} is VALID [2018-11-23 10:13:30,204 INFO L273 TraceCheckUtils]: 112: Hoare triple {4350#false} assume true; {4350#false} is VALID [2018-11-23 10:13:30,204 INFO L268 TraceCheckUtils]: 113: Hoare quadruple {4350#false} {4350#false} #53#return; {4350#false} is VALID [2018-11-23 10:13:30,204 INFO L273 TraceCheckUtils]: 114: Hoare triple {4350#false} havoc #t~mem3;havoc #t~mem4; {4350#false} is VALID [2018-11-23 10:13:30,204 INFO L273 TraceCheckUtils]: 115: Hoare triple {4350#false} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {4350#false} is VALID [2018-11-23 10:13:30,204 INFO L273 TraceCheckUtils]: 116: Hoare triple {4350#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {4350#false} is VALID [2018-11-23 10:13:30,204 INFO L256 TraceCheckUtils]: 117: Hoare triple {4350#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {4350#false} is VALID [2018-11-23 10:13:30,204 INFO L273 TraceCheckUtils]: 118: Hoare triple {4350#false} ~cond := #in~cond; {4350#false} is VALID [2018-11-23 10:13:30,204 INFO L273 TraceCheckUtils]: 119: Hoare triple {4350#false} assume 0bv32 == ~cond; {4350#false} is VALID [2018-11-23 10:13:30,205 INFO L273 TraceCheckUtils]: 120: Hoare triple {4350#false} assume !false; {4350#false} is VALID [2018-11-23 10:13:30,221 INFO L134 CoverageAnalysis]: Checked inductivity of 2132 backedges. 0 proven. 2116 refuted. 0 times theorem prover too weak. 16 trivial. 0 not checked. [2018-11-23 10:13:30,222 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 10:13:38,782 INFO L273 TraceCheckUtils]: 120: Hoare triple {4350#false} assume !false; {4350#false} is VALID [2018-11-23 10:13:38,783 INFO L273 TraceCheckUtils]: 119: Hoare triple {4350#false} assume 0bv32 == ~cond; {4350#false} is VALID [2018-11-23 10:13:38,783 INFO L273 TraceCheckUtils]: 118: Hoare triple {4350#false} ~cond := #in~cond; {4350#false} is VALID [2018-11-23 10:13:38,783 INFO L256 TraceCheckUtils]: 117: Hoare triple {4350#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {4350#false} is VALID [2018-11-23 10:13:38,783 INFO L273 TraceCheckUtils]: 116: Hoare triple {4350#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {4350#false} is VALID [2018-11-23 10:13:38,784 INFO L273 TraceCheckUtils]: 115: Hoare triple {4350#false} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {4350#false} is VALID [2018-11-23 10:13:38,784 INFO L273 TraceCheckUtils]: 114: Hoare triple {4350#false} havoc #t~mem3;havoc #t~mem4; {4350#false} is VALID [2018-11-23 10:13:38,784 INFO L268 TraceCheckUtils]: 113: Hoare quadruple {4349#true} {4350#false} #53#return; {4350#false} is VALID [2018-11-23 10:13:38,784 INFO L273 TraceCheckUtils]: 112: Hoare triple {4349#true} assume true; {4349#true} is VALID [2018-11-23 10:13:38,785 INFO L273 TraceCheckUtils]: 111: Hoare triple {4349#true} assume !(0bv32 == ~cond); {4349#true} is VALID [2018-11-23 10:13:38,785 INFO L273 TraceCheckUtils]: 110: Hoare triple {4349#true} ~cond := #in~cond; {4349#true} is VALID [2018-11-23 10:13:38,785 INFO L256 TraceCheckUtils]: 109: Hoare triple {4350#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {4349#true} is VALID [2018-11-23 10:13:38,785 INFO L273 TraceCheckUtils]: 108: Hoare triple {4350#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {4350#false} is VALID [2018-11-23 10:13:38,785 INFO L273 TraceCheckUtils]: 107: Hoare triple {4350#false} #t~post2 := ~x~0;~x~0 := ~bvadd32(1bv32, #t~post2);havoc #t~post2; {4350#false} is VALID [2018-11-23 10:13:38,785 INFO L273 TraceCheckUtils]: 106: Hoare triple {4350#false} havoc #t~mem3;havoc #t~mem4; {4350#false} is VALID [2018-11-23 10:13:38,785 INFO L268 TraceCheckUtils]: 105: Hoare quadruple {4349#true} {4350#false} #53#return; {4350#false} is VALID [2018-11-23 10:13:38,786 INFO L273 TraceCheckUtils]: 104: Hoare triple {4349#true} assume true; {4349#true} is VALID [2018-11-23 10:13:38,786 INFO L273 TraceCheckUtils]: 103: Hoare triple {4349#true} assume !(0bv32 == ~cond); {4349#true} is VALID [2018-11-23 10:13:38,786 INFO L273 TraceCheckUtils]: 102: Hoare triple {4349#true} ~cond := #in~cond; {4349#true} is VALID [2018-11-23 10:13:38,786 INFO L256 TraceCheckUtils]: 101: Hoare triple {4350#false} call __VERIFIER_assert((if #t~mem3 == #t~mem4 then 1bv32 else 0bv32)); {4349#true} is VALID [2018-11-23 10:13:38,786 INFO L273 TraceCheckUtils]: 100: Hoare triple {4350#false} assume !!~bvslt32(~x~0, 100000bv32);call #t~mem3 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~x~0)), 4bv32);call #t~mem4 := read~intINTTYPE4(~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~x~0), 1bv32))), 4bv32); {4350#false} is VALID [2018-11-23 10:13:38,786 INFO L273 TraceCheckUtils]: 99: Hoare triple {4350#false} havoc ~x~0;~x~0 := 0bv32; {4350#false} is VALID [2018-11-23 10:13:38,787 INFO L273 TraceCheckUtils]: 98: Hoare triple {4827#(bvslt main_~i~0 (_ bv100000 32))} assume !~bvslt32(~i~0, 100000bv32); {4350#false} is VALID [2018-11-23 10:13:38,787 INFO L273 TraceCheckUtils]: 97: Hoare triple {4831#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4827#(bvslt main_~i~0 (_ bv100000 32))} is VALID [2018-11-23 10:13:38,787 INFO L273 TraceCheckUtils]: 96: Hoare triple {4831#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4831#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,793 INFO L273 TraceCheckUtils]: 95: Hoare triple {4838#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4831#(bvslt (bvadd main_~i~0 (_ bv1 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,794 INFO L273 TraceCheckUtils]: 94: Hoare triple {4838#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4838#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,804 INFO L273 TraceCheckUtils]: 93: Hoare triple {4845#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4838#(bvslt (bvadd main_~i~0 (_ bv2 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,805 INFO L273 TraceCheckUtils]: 92: Hoare triple {4845#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4845#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,811 INFO L273 TraceCheckUtils]: 91: Hoare triple {4852#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4845#(bvslt (bvadd main_~i~0 (_ bv3 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,811 INFO L273 TraceCheckUtils]: 90: Hoare triple {4852#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4852#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,817 INFO L273 TraceCheckUtils]: 89: Hoare triple {4859#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4852#(bvslt (bvadd main_~i~0 (_ bv4 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,818 INFO L273 TraceCheckUtils]: 88: Hoare triple {4859#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4859#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,823 INFO L273 TraceCheckUtils]: 87: Hoare triple {4866#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4859#(bvslt (bvadd main_~i~0 (_ bv5 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,824 INFO L273 TraceCheckUtils]: 86: Hoare triple {4866#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4866#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,830 INFO L273 TraceCheckUtils]: 85: Hoare triple {4873#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4866#(bvslt (bvadd main_~i~0 (_ bv6 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,831 INFO L273 TraceCheckUtils]: 84: Hoare triple {4873#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4873#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,838 INFO L273 TraceCheckUtils]: 83: Hoare triple {4880#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4873#(bvslt (bvadd main_~i~0 (_ bv7 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,838 INFO L273 TraceCheckUtils]: 82: Hoare triple {4880#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4880#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,847 INFO L273 TraceCheckUtils]: 81: Hoare triple {4887#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4880#(bvslt (bvadd main_~i~0 (_ bv8 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,847 INFO L273 TraceCheckUtils]: 80: Hoare triple {4887#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4887#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,852 INFO L273 TraceCheckUtils]: 79: Hoare triple {4894#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4887#(bvslt (bvadd main_~i~0 (_ bv9 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,853 INFO L273 TraceCheckUtils]: 78: Hoare triple {4894#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4894#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,859 INFO L273 TraceCheckUtils]: 77: Hoare triple {4901#(bvslt (bvadd main_~i~0 (_ bv11 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4894#(bvslt (bvadd main_~i~0 (_ bv10 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,860 INFO L273 TraceCheckUtils]: 76: Hoare triple {4901#(bvslt (bvadd main_~i~0 (_ bv11 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4901#(bvslt (bvadd main_~i~0 (_ bv11 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,864 INFO L273 TraceCheckUtils]: 75: Hoare triple {4908#(bvslt (bvadd main_~i~0 (_ bv12 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4901#(bvslt (bvadd main_~i~0 (_ bv11 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,865 INFO L273 TraceCheckUtils]: 74: Hoare triple {4908#(bvslt (bvadd main_~i~0 (_ bv12 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4908#(bvslt (bvadd main_~i~0 (_ bv12 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,870 INFO L273 TraceCheckUtils]: 73: Hoare triple {4915#(bvslt (bvadd main_~i~0 (_ bv13 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4908#(bvslt (bvadd main_~i~0 (_ bv12 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,870 INFO L273 TraceCheckUtils]: 72: Hoare triple {4915#(bvslt (bvadd main_~i~0 (_ bv13 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4915#(bvslt (bvadd main_~i~0 (_ bv13 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,876 INFO L273 TraceCheckUtils]: 71: Hoare triple {4922#(bvslt (bvadd main_~i~0 (_ bv14 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4915#(bvslt (bvadd main_~i~0 (_ bv13 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,876 INFO L273 TraceCheckUtils]: 70: Hoare triple {4922#(bvslt (bvadd main_~i~0 (_ bv14 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4922#(bvslt (bvadd main_~i~0 (_ bv14 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,886 INFO L273 TraceCheckUtils]: 69: Hoare triple {4929#(bvslt (bvadd main_~i~0 (_ bv15 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4922#(bvslt (bvadd main_~i~0 (_ bv14 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,886 INFO L273 TraceCheckUtils]: 68: Hoare triple {4929#(bvslt (bvadd main_~i~0 (_ bv15 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4929#(bvslt (bvadd main_~i~0 (_ bv15 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,895 INFO L273 TraceCheckUtils]: 67: Hoare triple {4936#(bvslt (bvadd main_~i~0 (_ bv16 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4929#(bvslt (bvadd main_~i~0 (_ bv15 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,896 INFO L273 TraceCheckUtils]: 66: Hoare triple {4936#(bvslt (bvadd main_~i~0 (_ bv16 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4936#(bvslt (bvadd main_~i~0 (_ bv16 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,902 INFO L273 TraceCheckUtils]: 65: Hoare triple {4943#(bvslt (bvadd main_~i~0 (_ bv17 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4936#(bvslt (bvadd main_~i~0 (_ bv16 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,903 INFO L273 TraceCheckUtils]: 64: Hoare triple {4943#(bvslt (bvadd main_~i~0 (_ bv17 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4943#(bvslt (bvadd main_~i~0 (_ bv17 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,910 INFO L273 TraceCheckUtils]: 63: Hoare triple {4950#(bvslt (bvadd main_~i~0 (_ bv18 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4943#(bvslt (bvadd main_~i~0 (_ bv17 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,910 INFO L273 TraceCheckUtils]: 62: Hoare triple {4950#(bvslt (bvadd main_~i~0 (_ bv18 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4950#(bvslt (bvadd main_~i~0 (_ bv18 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,916 INFO L273 TraceCheckUtils]: 61: Hoare triple {4957#(bvslt (bvadd main_~i~0 (_ bv19 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4950#(bvslt (bvadd main_~i~0 (_ bv18 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,917 INFO L273 TraceCheckUtils]: 60: Hoare triple {4957#(bvslt (bvadd main_~i~0 (_ bv19 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4957#(bvslt (bvadd main_~i~0 (_ bv19 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,924 INFO L273 TraceCheckUtils]: 59: Hoare triple {4964#(bvslt (bvadd main_~i~0 (_ bv20 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4957#(bvslt (bvadd main_~i~0 (_ bv19 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,924 INFO L273 TraceCheckUtils]: 58: Hoare triple {4964#(bvslt (bvadd main_~i~0 (_ bv20 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4964#(bvslt (bvadd main_~i~0 (_ bv20 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,930 INFO L273 TraceCheckUtils]: 57: Hoare triple {4971#(bvslt (bvadd main_~i~0 (_ bv21 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4964#(bvslt (bvadd main_~i~0 (_ bv20 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,931 INFO L273 TraceCheckUtils]: 56: Hoare triple {4971#(bvslt (bvadd main_~i~0 (_ bv21 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4971#(bvslt (bvadd main_~i~0 (_ bv21 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,936 INFO L273 TraceCheckUtils]: 55: Hoare triple {4978#(bvslt (bvadd main_~i~0 (_ bv22 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4971#(bvslt (bvadd main_~i~0 (_ bv21 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,937 INFO L273 TraceCheckUtils]: 54: Hoare triple {4978#(bvslt (bvadd main_~i~0 (_ bv22 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4978#(bvslt (bvadd main_~i~0 (_ bv22 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,945 INFO L273 TraceCheckUtils]: 53: Hoare triple {4985#(bvslt (bvadd main_~i~0 (_ bv23 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4978#(bvslt (bvadd main_~i~0 (_ bv22 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,946 INFO L273 TraceCheckUtils]: 52: Hoare triple {4985#(bvslt (bvadd main_~i~0 (_ bv23 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4985#(bvslt (bvadd main_~i~0 (_ bv23 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,953 INFO L273 TraceCheckUtils]: 51: Hoare triple {4992#(bvslt (bvadd main_~i~0 (_ bv24 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4985#(bvslt (bvadd main_~i~0 (_ bv23 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,954 INFO L273 TraceCheckUtils]: 50: Hoare triple {4992#(bvslt (bvadd main_~i~0 (_ bv24 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4992#(bvslt (bvadd main_~i~0 (_ bv24 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,962 INFO L273 TraceCheckUtils]: 49: Hoare triple {4999#(bvslt (bvadd main_~i~0 (_ bv25 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4992#(bvslt (bvadd main_~i~0 (_ bv24 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,962 INFO L273 TraceCheckUtils]: 48: Hoare triple {4999#(bvslt (bvadd main_~i~0 (_ bv25 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {4999#(bvslt (bvadd main_~i~0 (_ bv25 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,969 INFO L273 TraceCheckUtils]: 47: Hoare triple {5006#(bvslt (bvadd main_~i~0 (_ bv26 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {4999#(bvslt (bvadd main_~i~0 (_ bv25 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,969 INFO L273 TraceCheckUtils]: 46: Hoare triple {5006#(bvslt (bvadd main_~i~0 (_ bv26 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5006#(bvslt (bvadd main_~i~0 (_ bv26 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,976 INFO L273 TraceCheckUtils]: 45: Hoare triple {5013#(bvslt (bvadd main_~i~0 (_ bv27 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5006#(bvslt (bvadd main_~i~0 (_ bv26 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,976 INFO L273 TraceCheckUtils]: 44: Hoare triple {5013#(bvslt (bvadd main_~i~0 (_ bv27 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5013#(bvslt (bvadd main_~i~0 (_ bv27 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,982 INFO L273 TraceCheckUtils]: 43: Hoare triple {5020#(bvslt (bvadd main_~i~0 (_ bv28 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5013#(bvslt (bvadd main_~i~0 (_ bv27 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,983 INFO L273 TraceCheckUtils]: 42: Hoare triple {5020#(bvslt (bvadd main_~i~0 (_ bv28 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5020#(bvslt (bvadd main_~i~0 (_ bv28 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,989 INFO L273 TraceCheckUtils]: 41: Hoare triple {5027#(bvslt (bvadd main_~i~0 (_ bv29 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5020#(bvslt (bvadd main_~i~0 (_ bv28 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,990 INFO L273 TraceCheckUtils]: 40: Hoare triple {5027#(bvslt (bvadd main_~i~0 (_ bv29 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5027#(bvslt (bvadd main_~i~0 (_ bv29 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,996 INFO L273 TraceCheckUtils]: 39: Hoare triple {5034#(bvslt (bvadd main_~i~0 (_ bv30 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5027#(bvslt (bvadd main_~i~0 (_ bv29 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:38,997 INFO L273 TraceCheckUtils]: 38: Hoare triple {5034#(bvslt (bvadd main_~i~0 (_ bv30 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5034#(bvslt (bvadd main_~i~0 (_ bv30 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,005 INFO L273 TraceCheckUtils]: 37: Hoare triple {5041#(bvslt (bvadd main_~i~0 (_ bv31 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5034#(bvslt (bvadd main_~i~0 (_ bv30 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,005 INFO L273 TraceCheckUtils]: 36: Hoare triple {5041#(bvslt (bvadd main_~i~0 (_ bv31 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5041#(bvslt (bvadd main_~i~0 (_ bv31 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,015 INFO L273 TraceCheckUtils]: 35: Hoare triple {5048#(bvslt (bvadd main_~i~0 (_ bv32 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5041#(bvslt (bvadd main_~i~0 (_ bv31 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,016 INFO L273 TraceCheckUtils]: 34: Hoare triple {5048#(bvslt (bvadd main_~i~0 (_ bv32 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5048#(bvslt (bvadd main_~i~0 (_ bv32 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,036 INFO L273 TraceCheckUtils]: 33: Hoare triple {5055#(bvslt (bvadd main_~i~0 (_ bv33 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5048#(bvslt (bvadd main_~i~0 (_ bv32 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,056 INFO L273 TraceCheckUtils]: 32: Hoare triple {5055#(bvslt (bvadd main_~i~0 (_ bv33 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5055#(bvslt (bvadd main_~i~0 (_ bv33 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,073 INFO L273 TraceCheckUtils]: 31: Hoare triple {5062#(bvslt (bvadd main_~i~0 (_ bv34 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5055#(bvslt (bvadd main_~i~0 (_ bv33 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,088 INFO L273 TraceCheckUtils]: 30: Hoare triple {5062#(bvslt (bvadd main_~i~0 (_ bv34 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5062#(bvslt (bvadd main_~i~0 (_ bv34 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,097 INFO L273 TraceCheckUtils]: 29: Hoare triple {5069#(bvslt (bvadd main_~i~0 (_ bv35 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5062#(bvslt (bvadd main_~i~0 (_ bv34 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,098 INFO L273 TraceCheckUtils]: 28: Hoare triple {5069#(bvslt (bvadd main_~i~0 (_ bv35 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5069#(bvslt (bvadd main_~i~0 (_ bv35 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,117 INFO L273 TraceCheckUtils]: 27: Hoare triple {5076#(bvslt (bvadd main_~i~0 (_ bv36 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5069#(bvslt (bvadd main_~i~0 (_ bv35 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,130 INFO L273 TraceCheckUtils]: 26: Hoare triple {5076#(bvslt (bvadd main_~i~0 (_ bv36 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5076#(bvslt (bvadd main_~i~0 (_ bv36 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,141 INFO L273 TraceCheckUtils]: 25: Hoare triple {5083#(bvslt (bvadd main_~i~0 (_ bv37 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5076#(bvslt (bvadd main_~i~0 (_ bv36 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,141 INFO L273 TraceCheckUtils]: 24: Hoare triple {5083#(bvslt (bvadd main_~i~0 (_ bv37 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5083#(bvslt (bvadd main_~i~0 (_ bv37 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,147 INFO L273 TraceCheckUtils]: 23: Hoare triple {5090#(bvslt (bvadd main_~i~0 (_ bv38 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5083#(bvslt (bvadd main_~i~0 (_ bv37 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,148 INFO L273 TraceCheckUtils]: 22: Hoare triple {5090#(bvslt (bvadd main_~i~0 (_ bv38 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5090#(bvslt (bvadd main_~i~0 (_ bv38 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,157 INFO L273 TraceCheckUtils]: 21: Hoare triple {5097#(bvslt (bvadd main_~i~0 (_ bv39 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5090#(bvslt (bvadd main_~i~0 (_ bv38 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,157 INFO L273 TraceCheckUtils]: 20: Hoare triple {5097#(bvslt (bvadd main_~i~0 (_ bv39 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5097#(bvslt (bvadd main_~i~0 (_ bv39 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,163 INFO L273 TraceCheckUtils]: 19: Hoare triple {5104#(bvslt (bvadd main_~i~0 (_ bv40 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5097#(bvslt (bvadd main_~i~0 (_ bv39 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,164 INFO L273 TraceCheckUtils]: 18: Hoare triple {5104#(bvslt (bvadd main_~i~0 (_ bv40 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5104#(bvslt (bvadd main_~i~0 (_ bv40 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,172 INFO L273 TraceCheckUtils]: 17: Hoare triple {5111#(bvslt (bvadd main_~i~0 (_ bv41 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5104#(bvslt (bvadd main_~i~0 (_ bv40 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,172 INFO L273 TraceCheckUtils]: 16: Hoare triple {5111#(bvslt (bvadd main_~i~0 (_ bv41 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5111#(bvslt (bvadd main_~i~0 (_ bv41 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,179 INFO L273 TraceCheckUtils]: 15: Hoare triple {5118#(bvslt (bvadd main_~i~0 (_ bv42 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5111#(bvslt (bvadd main_~i~0 (_ bv41 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,180 INFO L273 TraceCheckUtils]: 14: Hoare triple {5118#(bvslt (bvadd main_~i~0 (_ bv42 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5118#(bvslt (bvadd main_~i~0 (_ bv42 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,188 INFO L273 TraceCheckUtils]: 13: Hoare triple {5125#(bvslt (bvadd main_~i~0 (_ bv43 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5118#(bvslt (bvadd main_~i~0 (_ bv42 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,189 INFO L273 TraceCheckUtils]: 12: Hoare triple {5125#(bvslt (bvadd main_~i~0 (_ bv43 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5125#(bvslt (bvadd main_~i~0 (_ bv43 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,194 INFO L273 TraceCheckUtils]: 11: Hoare triple {5132#(bvslt (bvadd main_~i~0 (_ bv44 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5125#(bvslt (bvadd main_~i~0 (_ bv43 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,195 INFO L273 TraceCheckUtils]: 10: Hoare triple {5132#(bvslt (bvadd main_~i~0 (_ bv44 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5132#(bvslt (bvadd main_~i~0 (_ bv44 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,204 INFO L273 TraceCheckUtils]: 9: Hoare triple {5139#(bvslt (bvadd main_~i~0 (_ bv45 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5132#(bvslt (bvadd main_~i~0 (_ bv44 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,205 INFO L273 TraceCheckUtils]: 8: Hoare triple {5139#(bvslt (bvadd main_~i~0 (_ bv45 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5139#(bvslt (bvadd main_~i~0 (_ bv45 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,214 INFO L273 TraceCheckUtils]: 7: Hoare triple {5146#(bvslt (bvadd main_~i~0 (_ bv46 32)) (_ bv100000 32))} #t~post0 := ~i~0;~i~0 := ~bvadd32(1bv32, #t~post0);havoc #t~post0; {5139#(bvslt (bvadd main_~i~0 (_ bv45 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,215 INFO L273 TraceCheckUtils]: 6: Hoare triple {5146#(bvslt (bvadd main_~i~0 (_ bv46 32)) (_ bv100000 32))} assume !!~bvslt32(~i~0, 100000bv32);call #t~mem1 := read~intINTTYPE4(~#a~0.base, ~bvadd32(~#a~0.offset, ~bvmul32(4bv32, ~bvsub32(~bvsub32(100000bv32, ~i~0), 1bv32))), 4bv32);call write~intINTTYPE4(#t~mem1, ~#b~0.base, ~bvadd32(~#b~0.offset, ~bvmul32(4bv32, ~i~0)), 4bv32);havoc #t~mem1; {5146#(bvslt (bvadd main_~i~0 (_ bv46 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,216 INFO L273 TraceCheckUtils]: 5: Hoare triple {4349#true} call ~#a~0.base, ~#a~0.offset := #Ultimate.alloc(400000bv32);call ~#b~0.base, ~#b~0.offset := #Ultimate.alloc(400000bv32);havoc ~i~0;~i~0 := 0bv32; {5146#(bvslt (bvadd main_~i~0 (_ bv46 32)) (_ bv100000 32))} is VALID [2018-11-23 10:13:39,216 INFO L256 TraceCheckUtils]: 4: Hoare triple {4349#true} call #t~ret5 := main(); {4349#true} is VALID [2018-11-23 10:13:39,216 INFO L268 TraceCheckUtils]: 3: Hoare quadruple {4349#true} {4349#true} #49#return; {4349#true} is VALID [2018-11-23 10:13:39,216 INFO L273 TraceCheckUtils]: 2: Hoare triple {4349#true} assume true; {4349#true} is VALID [2018-11-23 10:13:39,216 INFO L273 TraceCheckUtils]: 1: Hoare triple {4349#true} #NULL.base, #NULL.offset := 0bv32, 0bv32;#valid := #valid[0bv32 := 0bv1]; {4349#true} is VALID [2018-11-23 10:13:39,216 INFO L256 TraceCheckUtils]: 0: Hoare triple {4349#true} call ULTIMATE.init(); {4349#true} is VALID [2018-11-23 10:13:39,232 INFO L134 CoverageAnalysis]: Checked inductivity of 2132 backedges. 4 proven. 2116 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [MP cvc4nyu --tear-down-incremental --print-success --lang smt --rewrite-divk (10)] Exception during sending of exit command (exit): Broken pipe [2018-11-23 10:13:39,235 INFO L312 seRefinementStrategy]: Constructing automaton from 0 perfect and 2 imperfect interpolant sequences. [2018-11-23 10:13:39,235 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [] imperfect sequences [49, 49] total 96 [2018-11-23 10:13:39,236 INFO L78 Accepts]: Start accepts. Automaton has 96 states. Word has length 121 [2018-11-23 10:13:39,236 INFO L84 Accepts]: Finished accepts. word is accepted. [2018-11-23 10:13:39,236 INFO L86 InductivityCheck]: Starting indutivity check of a Floyd-Hoare automaton with 96 states. [2018-11-23 10:13:40,184 INFO L119 InductivityCheck]: Floyd-Hoare automaton has 209 edges. 209 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2018-11-23 10:13:40,184 INFO L459 AbstractCegarLoop]: Interpolant automaton has 96 states [2018-11-23 10:13:40,186 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 96 interpolants. [2018-11-23 10:13:40,189 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=2398, Invalid=6722, Unknown=0, NotChecked=0, Total=9120 [2018-11-23 10:13:40,189 INFO L87 Difference]: Start difference. First operand 124 states and 125 transitions. Second operand 96 states.