/root/.sdkman/candidates/java/current/bin/java -Xmx8000000000 -Xss4m -jar ./plugins/org.eclipse.equinox.launcher_1.5.800.v20200727-1323.jar -data @noDefault -ultimatedata ./data -s ../benchexec/../../../trunk/examples/settings/gemcutter/NewStatesSleep.epf --traceabstraction.dfs.order.used.in.por LOOP_LOCKSTEP --traceabstraction.additional.conditional.commutativity.checking DFS --traceabstraction.criterion.for.conditional.commutativity.checking DEFAULT -tc ../benchexec/../../../trunk/examples/toolchains/AutomizerBplInline.xml -i ../../../trunk/examples/concurrent/bpl/weaver-benchmarks/generated/popl20/min-max-inc-dec.wvr.bpl -------------------------------------------------------------------------------- This is Ultimate 0.2.4-wip.dk.conditional-comm-faa7b7a-m [2024-04-27 09:18:35,969 INFO L188 SettingsManager]: Resetting all preferences to default values... [2024-04-27 09:18:36,005 INFO L114 SettingsManager]: Loading settings from /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/../benchexec/../../../trunk/examples/settings/gemcutter/NewStatesSleep.epf [2024-04-27 09:18:36,008 WARN L101 SettingsManager]: Preference file contains the following unknown settings: [2024-04-27 09:18:36,009 WARN L103 SettingsManager]: * de.uni_freiburg.informatik.ultimate.core.Log level for class [2024-04-27 09:18:36,026 INFO L130 SettingsManager]: Preferences different from defaults after loading the file: [2024-04-27 09:18:36,026 INFO L151 SettingsManager]: Preferences of UltimateCore differ from their defaults: [2024-04-27 09:18:36,027 INFO L153 SettingsManager]: * Log level for class=de.uni_freiburg.informatik.ultimate.lib.smtlibutils.quantifier.QuantifierPusher=ERROR; [2024-04-27 09:18:36,027 INFO L151 SettingsManager]: Preferences of Boogie Procedure Inliner differ from their defaults: [2024-04-27 09:18:36,027 INFO L153 SettingsManager]: * Ignore calls to procedures called more than once=ONLY_FOR_SEQUENTIAL_PROGRAMS [2024-04-27 09:18:36,028 INFO L151 SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults: [2024-04-27 09:18:36,028 INFO L153 SettingsManager]: * Create parallel compositions if possible=false [2024-04-27 09:18:36,028 INFO L153 SettingsManager]: * Use SBE=true [2024-04-27 09:18:36,028 INFO L151 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2024-04-27 09:18:36,029 INFO L153 SettingsManager]: * Pointer base address is valid at dereference=IGNORE [2024-04-27 09:18:36,029 INFO L153 SettingsManager]: * sizeof long=4 [2024-04-27 09:18:36,029 INFO L153 SettingsManager]: * Overapproximate operations on floating types=true [2024-04-27 09:18:36,029 INFO L153 SettingsManager]: * sizeof POINTER=4 [2024-04-27 09:18:36,029 INFO L153 SettingsManager]: * Check division by zero=IGNORE [2024-04-27 09:18:36,030 INFO L153 SettingsManager]: * Pointer to allocated memory at dereference=IGNORE [2024-04-27 09:18:36,030 INFO L153 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2024-04-27 09:18:36,034 INFO L153 SettingsManager]: * Check array bounds for arrays that are off heap=IGNORE [2024-04-27 09:18:36,034 INFO L153 SettingsManager]: * sizeof long double=12 [2024-04-27 09:18:36,034 INFO L153 SettingsManager]: * Check if freed pointer was valid=false [2024-04-27 09:18:36,038 INFO L153 SettingsManager]: * Use constant arrays=true [2024-04-27 09:18:36,038 INFO L151 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2024-04-27 09:18:36,038 INFO L153 SettingsManager]: * Size of a code block=SequenceOfStatements [2024-04-27 09:18:36,039 INFO L153 SettingsManager]: * To the following directory=./dump/ [2024-04-27 09:18:36,039 INFO L153 SettingsManager]: * SMT solver=External_DefaultMode [2024-04-27 09:18:36,040 INFO L153 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2024-04-27 09:18:36,041 INFO L151 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2024-04-27 09:18:36,041 INFO L153 SettingsManager]: * Compute Interpolants along a Counterexample=FPandBP [2024-04-27 09:18:36,041 INFO L153 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in [2024-04-27 09:18:36,041 INFO L153 SettingsManager]: * Apply one-shot large block encoding in concurrent analysis=false [2024-04-27 09:18:36,041 INFO L153 SettingsManager]: * Partial Order Reduction in concurrent analysis=SLEEP_NEW_STATES [2024-04-27 09:18:36,042 INFO L153 SettingsManager]: * Positions where we compute the Hoare Annotation=LoopHeads [2024-04-27 09:18:36,042 INFO L153 SettingsManager]: * Trace refinement strategy=CAMEL [2024-04-27 09:18:36,042 INFO L153 SettingsManager]: * Automaton type used in concurrency analysis=PARTIAL_ORDER_FA [2024-04-27 09:18:36,042 INFO L153 SettingsManager]: * Compute Hoare Annotation of negated interpolant automaton, abstraction and CFG=true [2024-04-27 09:18:36,043 INFO L153 SettingsManager]: * SMT solver=External_ModelsAndUnsatCoreMode WARNING: An illegal reflective access operation has occurred WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int) WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations WARNING: All illegal access operations will be denied in a future release Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: DFS Order used in POR -> LOOP_LOCKSTEP Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: Additional conditional commutativity checking -> DFS Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: Criterion for conditional commutativity checking -> DEFAULT [2024-04-27 09:18:36,288 INFO L75 nceAwareModelManager]: Repository-Root is: /tmp [2024-04-27 09:18:36,315 INFO L261 ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized [2024-04-27 09:18:36,318 INFO L217 ainManager$Toolchain]: [Toolchain 1]: Toolchain selected. [2024-04-27 09:18:36,320 INFO L270 PluginConnector]: Initializing Boogie PL CUP Parser... [2024-04-27 09:18:36,321 INFO L274 PluginConnector]: Boogie PL CUP Parser initialized [2024-04-27 09:18:36,322 INFO L431 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/../../../trunk/examples/concurrent/bpl/weaver-benchmarks/generated/popl20/min-max-inc-dec.wvr.bpl [2024-04-27 09:18:36,323 INFO L110 BoogieParser]: Parsing: '/storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/../../../trunk/examples/concurrent/bpl/weaver-benchmarks/generated/popl20/min-max-inc-dec.wvr.bpl' [2024-04-27 09:18:36,353 INFO L299 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2024-04-27 09:18:36,354 INFO L133 ToolchainWalker]: Walking toolchain with 4 elements. [2024-04-27 09:18:36,356 INFO L112 PluginConnector]: ------------------------Boogie Procedure Inliner---------------------------- [2024-04-27 09:18:36,356 INFO L270 PluginConnector]: Initializing Boogie Procedure Inliner... [2024-04-27 09:18:36,356 INFO L274 PluginConnector]: Boogie Procedure Inliner initialized [2024-04-27 09:18:36,364 INFO L184 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Procedure Inliner for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,370 INFO L184 PluginConnector]: Executing the observer Inliner from plugin Boogie Procedure Inliner for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,374 INFO L138 Inliner]: procedures = 6, calls = 5, calls flagged for inlining = 0, calls inlined = 0, statements flattened = 0 [2024-04-27 09:18:36,375 INFO L131 PluginConnector]: ------------------------ END Boogie Procedure Inliner---------------------------- [2024-04-27 09:18:36,376 INFO L112 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2024-04-27 09:18:36,376 INFO L270 PluginConnector]: Initializing Boogie Preprocessor... [2024-04-27 09:18:36,376 INFO L274 PluginConnector]: Boogie Preprocessor initialized [2024-04-27 09:18:36,382 INFO L184 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,382 INFO L184 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,383 INFO L184 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,383 INFO L184 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,385 INFO L184 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,387 INFO L184 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,388 INFO L184 PluginConnector]: Executing the observer LTLStepAnnotator from plugin Boogie Preprocessor for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,388 INFO L184 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,389 INFO L131 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2024-04-27 09:18:36,389 INFO L112 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2024-04-27 09:18:36,389 INFO L270 PluginConnector]: Initializing RCFGBuilder... [2024-04-27 09:18:36,390 INFO L274 PluginConnector]: RCFGBuilder initialized [2024-04-27 09:18:36,392 INFO L184 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/1) ... [2024-04-27 09:18:36,396 INFO L173 SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2024-04-27 09:18:36,401 INFO L189 MonitoredProcess]: No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 [2024-04-27 09:18:36,425 INFO L229 MonitoredProcess]: Starting monitored process 1 with /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) [2024-04-27 09:18:36,433 INFO L327 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (1)] Waiting until timeout for monitored process [2024-04-27 09:18:36,461 INFO L124 BoogieDeclarations]: Specification and implementation of procedure thread1 given in one single declaration [2024-04-27 09:18:36,462 INFO L130 BoogieDeclarations]: Found specification of procedure thread1 [2024-04-27 09:18:36,462 INFO L138 BoogieDeclarations]: Found implementation of procedure thread1 [2024-04-27 09:18:36,462 INFO L124 BoogieDeclarations]: Specification and implementation of procedure thread2 given in one single declaration [2024-04-27 09:18:36,462 INFO L130 BoogieDeclarations]: Found specification of procedure thread2 [2024-04-27 09:18:36,462 INFO L138 BoogieDeclarations]: Found implementation of procedure thread2 [2024-04-27 09:18:36,462 INFO L124 BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration [2024-04-27 09:18:36,462 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2024-04-27 09:18:36,463 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2024-04-27 09:18:36,463 INFO L124 BoogieDeclarations]: Specification and implementation of procedure thread3 given in one single declaration [2024-04-27 09:18:36,463 INFO L130 BoogieDeclarations]: Found specification of procedure thread3 [2024-04-27 09:18:36,463 INFO L138 BoogieDeclarations]: Found implementation of procedure thread3 [2024-04-27 09:18:36,464 INFO L124 BoogieDeclarations]: Specification and implementation of procedure thread4 given in one single declaration [2024-04-27 09:18:36,464 INFO L130 BoogieDeclarations]: Found specification of procedure thread4 [2024-04-27 09:18:36,464 INFO L138 BoogieDeclarations]: Found implementation of procedure thread4 [2024-04-27 09:18:36,464 INFO L124 BoogieDeclarations]: Specification and implementation of procedure thread5 given in one single declaration [2024-04-27 09:18:36,464 INFO L130 BoogieDeclarations]: Found specification of procedure thread5 [2024-04-27 09:18:36,464 INFO L138 BoogieDeclarations]: Found implementation of procedure thread5 [2024-04-27 09:18:36,465 WARN L213 CfgBuilder]: User set CodeBlockSize to SequenceOfStatements but program contains fork statements. Overwriting the user preferences and setting CodeBlockSize to OneNontrivialStatement [2024-04-27 09:18:36,505 INFO L241 CfgBuilder]: Building ICFG [2024-04-27 09:18:36,506 INFO L267 CfgBuilder]: Building CFG for each procedure with an implementation [2024-04-27 09:18:36,612 INFO L282 CfgBuilder]: Performing block encoding [2024-04-27 09:18:36,629 INFO L304 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2024-04-27 09:18:36,630 INFO L309 CfgBuilder]: Removed 0 assume(true) statements. [2024-04-27 09:18:36,631 INFO L201 PluginConnector]: Adding new model min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 27.04 09:18:36 BoogieIcfgContainer [2024-04-27 09:18:36,631 INFO L131 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2024-04-27 09:18:36,632 INFO L112 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2024-04-27 09:18:36,632 INFO L270 PluginConnector]: Initializing TraceAbstraction... [2024-04-27 09:18:36,635 INFO L274 PluginConnector]: TraceAbstraction initialized [2024-04-27 09:18:36,635 INFO L184 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 27.04 09:18:36" (1/2) ... [2024-04-27 09:18:36,636 INFO L204 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@46b24dde and model type min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 27.04 09:18:36, skipping insertion in model container [2024-04-27 09:18:36,636 INFO L184 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "min-max-inc-dec.wvr.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 27.04 09:18:36" (2/2) ... [2024-04-27 09:18:36,637 INFO L112 eAbstractionObserver]: Analyzing ICFG min-max-inc-dec.wvr.bpl [2024-04-27 09:18:36,642 WARN L145 ceAbstractionStarter]: Switching off computation of Hoare annotation because input is a concurrent program [2024-04-27 09:18:36,649 INFO L203 ceAbstractionStarter]: Automizer settings: Hoare:false NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION [2024-04-27 09:18:36,649 INFO L162 ceAbstractionStarter]: Applying trace abstraction to program that has 1 error locations. [2024-04-27 09:18:36,649 INFO L514 ceAbstractionStarter]: Constructing petrified ICFG for 1 thread instances. [2024-04-27 09:18:36,693 INFO L144 ThreadInstanceAdder]: Constructed 5 joinOtherThreadTransitions. [2024-04-27 09:18:36,724 INFO L100 denceProviderFactory]: Independence Relation #1: [IndependenceType=SEMANTIC, AbstractionType=NONE, UseConditional=true, UseSemiCommutativity=true, Solver=Z3, SolverTimeout=1000ms] [2024-04-27 09:18:36,724 INFO L173 SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:1000 [2024-04-27 09:18:36,724 INFO L189 MonitoredProcess]: No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 [2024-04-27 09:18:36,726 INFO L229 MonitoredProcess]: Starting monitored process 2 with /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:1000 (exit command is (exit), workingDir is null) [2024-04-27 09:18:36,729 INFO L327 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:1000 (2)] Waiting until timeout for monitored process [2024-04-27 09:18:36,760 INFO L187 artialOrderCegarLoop]: Running PartialOrderCegarLoop with 1 independence relations. [2024-04-27 09:18:36,769 INFO L160 PredicateUnifier]: Initialized classic predicate unifier [2024-04-27 09:18:36,770 INFO L356 AbstractCegarLoop]: ======== Iteration 0 == of CEGAR loop == AllErrorsAtOnce ======== [2024-04-27 09:18:36,775 INFO L357 AbstractCegarLoop]: Settings: SEPARATE_VIOLATION_CHECK=true, mInterprocedural=true, mMaxIterations=1000000, mWatchIteration=1000000, mArtifact=RCFG, mInterpolation=FPandBP, mInterpolantAutomaton=STRAIGHT_LINE, mDumpAutomata=false, mAutomataFormat=ATS_NUMERATE, mDumpPath=., mDeterminiation=PREDICATE_ABSTRACTION, mMinimize=MINIMIZE_SEVPA, mHoare=true, mAutomataTypeConcurrency=PARTIAL_ORDER_FA, mHoareTripleChecks=INCREMENTAL, mHoareAnnotationPositions=LoopHeads, mDumpOnlyReuseAutomata=false, mLimitTraceHistogram=0, mErrorLocTimeLimit=0, mLimitPathProgramCount=0, mCollectInterpolantStatistics=true, mHeuristicEmptinessCheck=false, mHeuristicEmptinessCheckAStarHeuristic=ZERO, mHeuristicEmptinessCheckAStarHeuristicRandomSeed=1337, mHeuristicEmptinessCheckSmtFeatureScoringMethod=DAGSIZE, mSMTFeatureExtraction=false, mSMTFeatureExtractionDumpPath=., mOverrideInterpolantAutomaton=false, mMcrInterpolantMethod=WP, mPorIndependenceSettings=[Lde.uni_freiburg.informatik.ultimate.lib.tracecheckerutils.partialorder.independence.IndependenceSettings;@becf8e5, mLbeIndependenceSettings=[IndependenceType=SEMANTIC, AbstractionType=NONE, UseConditional=false, UseSemiCommutativity=true, Solver=Z3, SolverTimeout=1000ms], mConComChecker=DFS, mConComCheckerCriterion=DEFAULT, mConComCheckerLimitedChecksCriterion=false, mConComCheckerCriterionLimit=1, mConComCheckerRandomProb=100, mConComCheckerRandomSeed=123, mConComCheckerConditionCriterion=false [2024-04-27 09:18:36,775 INFO L358 AbstractCegarLoop]: Starting to check reachability of 6 error locations. [2024-04-27 09:18:36,819 INFO L420 AbstractCegarLoop]: === Iteration 1 === Targeting ULTIMATE.startErr0ASSERT_VIOLATIONASSERT === [ULTIMATE.startErr0ASSERT_VIOLATIONASSERT, ULTIMATE.startErr0INUSE_VIOLATIONSUFFICIENT_THREAD_INSTANCES, ULTIMATE.startErr1INUSE_VIOLATIONSUFFICIENT_THREAD_INSTANCES (and 3 more)] === [2024-04-27 09:18:36,820 INFO L160 PredicateUnifier]: Initialized classic predicate unifier [2024-04-27 09:18:36,821 INFO L85 PathProgramCache]: Analyzing trace with hash -563538088, now seen corresponding path program 1 times [2024-04-27 09:18:36,827 INFO L118 FreeRefinementEngine]: Executing refinement strategy CAMEL [2024-04-27 09:18:36,827 INFO L334 FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [624712391] [2024-04-27 09:18:36,827 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:36,827 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:36,897 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:37,081 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:37,081 INFO L136 FreeRefinementEngine]: Strategy CAMEL found an infeasible trace [2024-04-27 09:18:37,082 INFO L334 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [624712391] [2024-04-27 09:18:37,082 INFO L158 FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [624712391] provided 1 perfect and 0 imperfect interpolant sequences [2024-04-27 09:18:37,082 INFO L185 FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences. [2024-04-27 09:18:37,082 INFO L198 FreeRefinementEngine]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2024-04-27 09:18:37,083 INFO L121 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [349290201] [2024-04-27 09:18:37,084 INFO L85 oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton [2024-04-27 09:18:37,091 INFO L571 AbstractCegarLoop]: INTERPOLANT automaton has 5 states [2024-04-27 09:18:37,091 INFO L100 FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL [2024-04-27 09:18:37,110 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2024-04-27 09:18:37,110 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20 [2024-04-27 09:18:37,111 INFO L141 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 2 states. [2024-04-27 09:18:37,112 INFO L495 AbstractCegarLoop]: Abstraction has currently 0 states, but on-demand construction may add more states [2024-04-27 09:18:37,113 INFO L496 AbstractCegarLoop]: INTERPOLANT automaton has has 5 states, 5 states have (on average 5.4) internal successors, (27), 5 states have internal predecessors, (27), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) [2024-04-27 09:18:37,113 INFO L154 InterpolantAutomaton]: Switched to On-DemandConstruction mode: deterministic interpolant automaton has 2 states. [2024-04-27 09:18:37,702 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:37,704 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:37,771 INFO L85 PathProgramCache]: Analyzing trace with hash -439467170, now seen corresponding path program 1 times [2024-04-27 09:18:37,772 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:37,772 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:37,793 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:37,857 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 0 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:37,857 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:37,858 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:37,873 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:37,910 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 0 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:37,911 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2024-04-27 09:18:37,911 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20 [2024-04-27 09:18:38,302 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:38,302 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:38,387 INFO L85 PathProgramCache]: Analyzing trace with hash -1091384554, now seen corresponding path program 1 times [2024-04-27 09:18:38,387 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:38,387 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:38,410 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:38,465 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:38,466 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:38,466 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:38,482 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:38,520 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:38,638 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:38,639 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:38,696 INFO L85 PathProgramCache]: Analyzing trace with hash -832419688, now seen corresponding path program 1 times [2024-04-27 09:18:38,696 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:38,696 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:38,703 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:38,727 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:38,727 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:38,727 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:38,733 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:38,761 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:38,910 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:38,910 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:38,974 INFO L85 PathProgramCache]: Analyzing trace with hash -35115144, now seen corresponding path program 1 times [2024-04-27 09:18:38,974 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:38,975 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:38,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,022 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:39,022 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,023 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,029 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,048 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:39,162 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:39,163 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:18:39,219 INFO L85 PathProgramCache]: Analyzing trace with hash -1966514822, now seen corresponding path program 1 times [2024-04-27 09:18:39,219 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,219 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,225 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,239 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:39,239 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,239 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,244 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,256 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:39,366 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:39,366 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:39,412 INFO L85 PathProgramCache]: Analyzing trace with hash 1752217120, now seen corresponding path program 1 times [2024-04-27 09:18:39,412 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,413 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,424 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,445 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:39,445 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,445 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,452 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,473 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:39,568 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:39,569 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:39,613 INFO L85 PathProgramCache]: Analyzing trace with hash -1061862638, now seen corresponding path program 2 times [2024-04-27 09:18:39,613 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,613 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,618 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,634 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:39,635 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,635 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,639 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,656 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:39,773 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:39,773 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:39,858 INFO L85 PathProgramCache]: Analyzing trace with hash 1441551746, now seen corresponding path program 1 times [2024-04-27 09:18:39,858 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,859 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,863 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,880 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:39,880 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:39,882 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:39,887 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:39,923 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:40,039 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:40,039 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:42,088 INFO L85 PathProgramCache]: Analyzing trace with hash -34254092, now seen corresponding path program 2 times [2024-04-27 09:18:42,088 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,089 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,095 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:42,124 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:42,124 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,125 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,128 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:42,142 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:42,254 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:42,255 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:42,303 INFO L85 PathProgramCache]: Analyzing trace with hash -1061831886, now seen corresponding path program 1 times [2024-04-27 09:18:42,304 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,306 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,312 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:42,342 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:42,342 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,346 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,350 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:42,384 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:42,470 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:42,471 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:42,557 INFO L85 PathProgramCache]: Analyzing trace with hash 1781777556, now seen corresponding path program 2 times [2024-04-27 09:18:42,557 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,558 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,562 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:42,576 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:42,576 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,577 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,581 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:42,596 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:42,694 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:42,695 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:42,744 INFO L85 PathProgramCache]: Analyzing trace with hash -351868020, now seen corresponding path program 3 times [2024-04-27 09:18:42,744 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,744 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,749 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:42,764 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:42,764 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,765 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,798 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:42,815 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:42,910 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:42,910 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:42,982 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993380, now seen corresponding path program 1 times [2024-04-27 09:18:42,982 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:42,982 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:42,987 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,005 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,005 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,006 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,010 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,028 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,124 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:43,124 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:43,172 INFO L85 PathProgramCache]: Analyzing trace with hash 1157252750, now seen corresponding path program 1 times [2024-04-27 09:18:43,172 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,172 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,178 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,199 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,199 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,199 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,204 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,228 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,327 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:43,328 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:43,382 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993381, now seen corresponding path program 4 times [2024-04-27 09:18:43,382 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,382 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,388 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,403 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,403 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,404 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,408 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,424 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,517 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:43,518 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:43,565 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993381, now seen corresponding path program 5 times [2024-04-27 09:18:43,565 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,566 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,571 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,587 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,587 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,587 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,594 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,608 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,737 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:43,737 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:43,782 INFO L85 PathProgramCache]: Analyzing trace with hash -565539929, now seen corresponding path program 6 times [2024-04-27 09:18:43,782 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,783 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,795 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,810 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,810 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,810 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,815 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,828 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,920 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:43,920 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:43,955 INFO L85 PathProgramCache]: Analyzing trace with hash -565539929, now seen corresponding path program 7 times [2024-04-27 09:18:43,955 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,955 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,959 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,975 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:43,975 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:43,975 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:43,979 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:43,995 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:44,087 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:44,089 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:44,133 INFO L85 PathProgramCache]: Analyzing trace with hash 1162319158, now seen corresponding path program 8 times [2024-04-27 09:18:44,133 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,133 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,153 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:18:44,153 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,153 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,158 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,171 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:18:44,262 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:44,263 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:44,310 INFO L85 PathProgramCache]: Analyzing trace with hash -351862736, now seen corresponding path program 9 times [2024-04-27 09:18:44,310 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,310 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,314 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,327 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:44,327 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,328 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,335 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,351 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:44,460 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:44,460 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:44,504 INFO L85 PathProgramCache]: Analyzing trace with hash -599470504, now seen corresponding path program 1 times [2024-04-27 09:18:44,504 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,504 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,508 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,520 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:44,520 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,520 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,524 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,536 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:44,627 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:44,627 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:44,680 INFO L85 PathProgramCache]: Analyzing trace with hash -1403716330, now seen corresponding path program 1 times [2024-04-27 09:18:44,680 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,680 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,684 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,696 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:44,697 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,697 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,700 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,712 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:44,803 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:44,803 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:44,851 INFO L85 PathProgramCache]: Analyzing trace with hash -599470503, now seen corresponding path program 10 times [2024-04-27 09:18:44,852 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,852 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,855 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,867 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:44,867 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:44,867 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:44,871 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:44,883 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:44,974 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:44,975 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:45,011 INFO L85 PathProgramCache]: Analyzing trace with hash -599470503, now seen corresponding path program 11 times [2024-04-27 09:18:45,011 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:45,011 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:45,015 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:45,026 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:45,026 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:45,027 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:45,030 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:45,044 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:45,132 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:45,132 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:45,177 INFO L85 PathProgramCache]: Analyzing trace with hash -1403716298, now seen corresponding path program 12 times [2024-04-27 09:18:45,177 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:45,179 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:45,186 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:45,208 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:45,209 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:45,209 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:45,214 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:45,248 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:45,328 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:45,328 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:47,368 INFO L85 PathProgramCache]: Analyzing trace with hash -362710508, now seen corresponding path program 13 times [2024-04-27 09:18:47,368 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:47,369 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:47,373 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:47,386 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:47,386 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:47,386 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:47,390 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:47,402 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:18:47,494 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:47,494 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:47,530 INFO L85 PathProgramCache]: Analyzing trace with hash -1403727842, now seen corresponding path program 14 times [2024-04-27 09:18:47,530 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:47,530 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:47,534 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:47,545 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:47,546 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:47,546 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:47,549 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:47,560 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:18:47,668 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:47,669 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:18:47,720 INFO L85 PathProgramCache]: Analyzing trace with hash 23990200, now seen corresponding path program 1 times [2024-04-27 09:18:47,720 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:47,720 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:47,724 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:47,734 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:47,734 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:47,734 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:47,737 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:47,747 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:47,848 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:47,848 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:18:48,029 INFO L85 PathProgramCache]: Analyzing trace with hash -1966453318, now seen corresponding path program 1 times [2024-04-27 09:18:48,030 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,030 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,032 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,043 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,043 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,043 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,046 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,059 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,185 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:48,186 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:48,228 INFO L85 PathProgramCache]: Analyzing trace with hash -830419306, now seen corresponding path program 1 times [2024-04-27 09:18:48,228 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,228 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,232 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,243 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,244 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,244 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,259 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,358 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:48,358 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:48,408 INFO L85 PathProgramCache]: Analyzing trace with hash -2003096552, now seen corresponding path program 1 times [2024-04-27 09:18:48,409 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,409 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,414 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,423 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,424 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,424 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,426 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,436 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,543 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:48,547 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:48,590 INFO L85 PathProgramCache]: Analyzing trace with hash -114468286, now seen corresponding path program 1 times [2024-04-27 09:18:48,590 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,591 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,597 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,609 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:48,610 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,610 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,614 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,626 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:48,722 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:48,722 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:48,762 INFO L85 PathProgramCache]: Analyzing trace with hash 53512116, now seen corresponding path program 2 times [2024-04-27 09:18:48,762 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,763 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,766 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,777 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,778 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,778 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,781 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,791 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,888 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:48,888 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:48,953 INFO L85 PathProgramCache]: Analyzing trace with hash 1658430752, now seen corresponding path program 1 times [2024-04-27 09:18:48,953 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,954 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,956 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,967 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:48,968 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:48,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:48,971 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:48,981 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:49,080 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:49,080 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:51,137 INFO L85 PathProgramCache]: Analyzing trace with hash -829558254, now seen corresponding path program 2 times [2024-04-27 09:18:51,137 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:51,137 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:51,140 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:51,150 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:51,151 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:51,151 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:51,154 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:51,163 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:18:51,310 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:51,310 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:51,368 INFO L85 PathProgramCache]: Analyzing trace with hash 611292, now seen corresponding path program 1 times [2024-04-27 09:18:51,368 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:51,368 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:51,372 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:51,384 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:51,385 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:51,385 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:51,388 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:51,399 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:51,506 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:51,506 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:51,560 INFO L85 PathProgramCache]: Analyzing trace with hash -84915490, now seen corresponding path program 2 times [2024-04-27 09:18:51,561 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:51,561 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:51,564 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:51,576 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:51,576 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:51,577 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:51,582 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:51,594 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:51,699 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:51,699 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:53,749 INFO L85 PathProgramCache]: Analyzing trace with hash 53542868, now seen corresponding path program 3 times [2024-04-27 09:18:53,749 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:53,750 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:53,753 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:53,763 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:53,763 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:53,764 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:53,770 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:53,780 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:18:53,899 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:53,899 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:18:53,934 INFO L85 PathProgramCache]: Analyzing trace with hash -84907850, now seen corresponding path program 4 times [2024-04-27 09:18:53,935 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:53,935 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:53,938 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:53,949 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:53,949 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:53,949 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:53,953 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:53,964 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:54,066 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:54,066 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:54,112 INFO L85 PathProgramCache]: Analyzing trace with hash -961499474, now seen corresponding path program 5 times [2024-04-27 09:18:54,112 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,112 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,118 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,129 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,129 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,129 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,133 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,144 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,278 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:54,278 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:54,309 INFO L85 PathProgramCache]: Analyzing trace with hash 258287490, now seen corresponding path program 1 times [2024-04-27 09:18:54,309 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,309 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,313 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,323 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,324 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,324 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,328 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,339 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,434 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:54,434 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:54,490 INFO L85 PathProgramCache]: Analyzing trace with hash -583022288, now seen corresponding path program 1 times [2024-04-27 09:18:54,490 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,490 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,494 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,506 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,506 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,506 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,510 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,521 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,623 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:54,624 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:54,675 INFO L85 PathProgramCache]: Analyzing trace with hash 258287491, now seen corresponding path program 6 times [2024-04-27 09:18:54,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,690 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,691 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,694 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,705 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,810 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:54,810 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:54,851 INFO L85 PathProgramCache]: Analyzing trace with hash 258287491, now seen corresponding path program 7 times [2024-04-27 09:18:54,851 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,851 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,855 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,865 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,865 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:54,865 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:54,868 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:54,878 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:54,976 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:54,976 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:55,038 INFO L85 PathProgramCache]: Analyzing trace with hash 246078533, now seen corresponding path program 8 times [2024-04-27 09:18:55,038 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,039 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,042 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,052 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:55,053 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,053 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,056 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,066 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:55,168 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:55,168 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:55,214 INFO L85 PathProgramCache]: Analyzing trace with hash 246078533, now seen corresponding path program 9 times [2024-04-27 09:18:55,214 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,214 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,218 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,270 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:55,270 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,270 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,275 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,286 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:55,369 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:55,369 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:55,421 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824054, now seen corresponding path program 1 times [2024-04-27 09:18:55,422 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,422 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,425 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,435 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:55,436 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,436 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,439 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,449 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:55,548 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:55,548 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:55,603 INFO L85 PathProgramCache]: Analyzing trace with hash 7938232, now seen corresponding path program 1 times [2024-04-27 09:18:55,603 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,603 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,607 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,620 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:55,620 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,620 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,623 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,633 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:55,724 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:55,725 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:55,773 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824055, now seen corresponding path program 10 times [2024-04-27 09:18:55,774 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,774 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,777 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,787 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:55,788 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,788 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,791 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,802 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:55,909 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:55,909 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:55,962 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824055, now seen corresponding path program 11 times [2024-04-27 09:18:55,963 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,963 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,966 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,977 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:55,977 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:55,978 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:55,981 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:55,994 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:56,109 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:56,109 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:18:56,170 INFO L85 PathProgramCache]: Analyzing trace with hash 7938264, now seen corresponding path program 12 times [2024-04-27 09:18:56,170 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:56,171 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:56,176 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:56,189 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:56,189 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:56,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:56,192 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:56,203 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:56,355 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:56,356 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:18:56,396 INFO L85 PathProgramCache]: Analyzing trace with hash -972341962, now seen corresponding path program 13 times [2024-04-27 09:18:56,396 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:56,396 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:56,401 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:56,414 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:56,415 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:56,415 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:56,420 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:56,434 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:56,543 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:56,544 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:18:56,612 INFO L85 PathProgramCache]: Analyzing trace with hash 7926720, now seen corresponding path program 14 times [2024-04-27 09:18:56,612 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:56,613 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:56,616 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:56,628 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:56,628 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:56,628 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:56,632 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:56,642 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:56,743 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:56,744 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:56,830 INFO L85 PathProgramCache]: Analyzing trace with hash 133906032, now seen corresponding path program 1 times [2024-04-27 09:18:56,830 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:56,830 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:56,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:56,876 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:56,876 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:56,877 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:56,879 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:56,896 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:18:56,995 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:56,995 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:59,024 INFO L85 PathProgramCache]: Analyzing trace with hash 1765500510, now seen corresponding path program 2 times [2024-04-27 09:18:59,024 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:59,025 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:59,027 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:59,038 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:59,038 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:59,038 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:59,045 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:59,063 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:59,149 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:59,150 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:59,177 INFO L85 PathProgramCache]: Analyzing trace with hash -1104742204, now seen corresponding path program 1 times [2024-04-27 09:18:59,177 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:59,177 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:59,180 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:59,190 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:59,191 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:59,191 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:59,193 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:59,203 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:59,295 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:59,296 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:18:59,323 INFO L85 PathProgramCache]: Analyzing trace with hash 1442424242, now seen corresponding path program 2 times [2024-04-27 09:18:59,323 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:59,323 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:59,326 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:59,336 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:59,336 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:18:59,336 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:18:59,339 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:18:59,348 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:18:59,449 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:18:59,449 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:01,487 INFO L85 PathProgramCache]: Analyzing trace with hash 1765629524, now seen corresponding path program 1 times [2024-04-27 09:19:01,487 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:01,487 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:01,490 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:01,500 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:01,500 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:01,500 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:01,506 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:01,548 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:01,654 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:01,654 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:03,684 INFO L85 PathProgramCache]: Analyzing trace with hash 462171970, now seen corresponding path program 2 times [2024-04-27 09:19:03,685 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:03,685 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:03,688 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:03,701 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:03,701 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:03,701 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:03,704 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:03,713 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:03,815 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:03,816 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:03,844 INFO L85 PathProgramCache]: Analyzing trace with hash 1442454994, now seen corresponding path program 1 times [2024-04-27 09:19:03,844 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:03,844 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:03,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:03,860 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:03,860 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:03,860 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:03,863 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:03,872 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:03,956 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:03,956 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:03,989 INFO L85 PathProgramCache]: Analyzing trace with hash 1835576456, now seen corresponding path program 2 times [2024-04-27 09:19:03,989 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:03,989 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:03,992 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,003 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,004 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,004 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,007 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,016 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,122 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:04,123 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:04,283 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295392, now seen corresponding path program 1 times [2024-04-27 09:19:04,283 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,283 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,287 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,300 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,300 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,300 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,315 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,330 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,424 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:04,425 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:04,465 INFO L85 PathProgramCache]: Analyzing trace with hash -1242581110, now seen corresponding path program 1 times [2024-04-27 09:19:04,466 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,466 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,480 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,480 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,480 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,483 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,493 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,583 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:04,584 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:04,630 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295393, now seen corresponding path program 3 times [2024-04-27 09:19:04,630 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,630 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,633 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,643 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,644 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,644 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,647 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,657 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,742 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:04,742 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:04,771 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295393, now seen corresponding path program 4 times [2024-04-27 09:19:04,771 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,771 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,774 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,824 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,825 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,825 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,828 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,840 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,918 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:04,918 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:04,953 INFO L85 PathProgramCache]: Analyzing trace with hash 1029043471, now seen corresponding path program 5 times [2024-04-27 09:19:04,954 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,954 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,957 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,967 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:04,968 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:04,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:04,971 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:04,980 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:05,063 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:05,063 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:05,088 INFO L85 PathProgramCache]: Analyzing trace with hash 1029043471, now seen corresponding path program 6 times [2024-04-27 09:19:05,088 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:05,088 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:05,091 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:05,104 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:05,104 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:05,104 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:05,107 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:05,116 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:05,201 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:05,202 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:05,232 INFO L85 PathProgramCache]: Analyzing trace with hash -1235012236, now seen corresponding path program 7 times [2024-04-27 09:19:05,232 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:05,232 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:05,235 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:05,245 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:05,246 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:05,246 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:05,249 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:05,259 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:05,352 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:05,352 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:05,444 INFO L85 PathProgramCache]: Analyzing trace with hash 1835584322, now seen corresponding path program 8 times [2024-04-27 09:19:05,444 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:05,444 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:05,447 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:05,458 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:05,459 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:05,459 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:05,462 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:05,472 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:05,562 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:05,563 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:05,594 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431952, now seen corresponding path program 3 times [2024-04-27 09:19:05,595 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:05,595 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:05,598 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:05,607 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:05,608 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:05,608 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:05,611 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:05,620 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:05,707 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:05,708 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:07,750 INFO L85 PathProgramCache]: Analyzing trace with hash -1075184236, now seen corresponding path program 3 times [2024-04-27 09:19:07,750 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:07,750 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:07,753 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:07,763 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:07,763 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:07,763 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:07,766 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:07,777 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:07,860 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:07,861 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:07,887 INFO L85 PathProgramCache]: Analyzing trace with hash 1029027180, now seen corresponding path program 3 times [2024-04-27 09:19:07,887 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:07,887 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:07,890 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:07,936 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:07,936 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:07,936 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:07,939 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:07,949 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,031 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:08,031 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:08,081 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431953, now seen corresponding path program 9 times [2024-04-27 09:19:08,081 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,081 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,084 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,099 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,099 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,099 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,102 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,111 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,197 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:08,197 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:08,225 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431953, now seen corresponding path program 10 times [2024-04-27 09:19:08,225 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,225 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,229 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,239 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,239 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,240 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,242 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,251 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,337 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:08,338 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:08,366 INFO L85 PathProgramCache]: Analyzing trace with hash -1074943942, now seen corresponding path program 11 times [2024-04-27 09:19:08,366 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,366 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,369 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,378 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,378 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,379 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,381 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,390 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,476 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:08,476 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:08,514 INFO L85 PathProgramCache]: Analyzing trace with hash 1442455228, now seen corresponding path program 12 times [2024-04-27 09:19:08,514 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,514 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,517 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,526 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,527 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,527 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,529 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,538 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:08,625 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:08,626 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:08,650 INFO L85 PathProgramCache]: Analyzing trace with hash -802867016, now seen corresponding path program 1 times [2024-04-27 09:19:08,651 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,651 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,653 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,660 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:08,660 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,660 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,662 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,669 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:08,760 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:08,760 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:08,788 INFO L85 PathProgramCache]: Analyzing trace with hash 1538914140, now seen corresponding path program 2 times [2024-04-27 09:19:08,788 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,788 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,790 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,800 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:08,801 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,801 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,803 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,815 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:08,915 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:08,915 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:08,948 INFO L85 PathProgramCache]: Analyzing trace with hash -866061426, now seen corresponding path program 1 times [2024-04-27 09:19:08,948 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,948 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,951 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,961 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:08,961 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:08,961 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:08,964 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:08,974 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:09,107 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:09,108 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:09,138 INFO L85 PathProgramCache]: Analyzing trace with hash -148387076, now seen corresponding path program 2 times [2024-04-27 09:19:09,139 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:09,139 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:09,142 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:09,153 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:09,153 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:09,153 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:09,156 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:09,167 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:09,267 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:09,267 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:09,298 INFO L85 PathProgramCache]: Analyzing trace with hash -305715226, now seen corresponding path program 1 times [2024-04-27 09:19:09,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:09,299 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:09,302 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:09,313 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:09,313 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:09,313 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:09,316 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:09,327 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:09,417 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:09,418 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:09,448 INFO L85 PathProgramCache]: Analyzing trace with hash 549401940, now seen corresponding path program 2 times [2024-04-27 09:19:09,449 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:09,449 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:09,451 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:09,460 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:09,460 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:09,460 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:09,463 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:09,481 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:09,586 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:09,586 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:11,626 INFO L85 PathProgramCache]: Analyzing trace with hash -148258062, now seen corresponding path program 1 times [2024-04-27 09:19:11,626 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:11,626 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:11,629 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:11,650 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:11,651 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:11,651 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:11,653 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:11,663 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:11,754 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:11,754 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:11,788 INFO L85 PathProgramCache]: Analyzing trace with hash 1541743456, now seen corresponding path program 2 times [2024-04-27 09:19:11,788 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:11,788 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:11,790 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:11,802 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:11,802 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:11,802 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:11,805 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:11,817 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:11,913 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:11,913 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:11,946 INFO L85 PathProgramCache]: Analyzing trace with hash 549432692, now seen corresponding path program 1 times [2024-04-27 09:19:11,946 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:11,947 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:11,949 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:11,960 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:11,960 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:11,960 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:11,963 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:11,972 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:12,070 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:12,070 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:12,112 INFO L85 PathProgramCache]: Analyzing trace with hash 901356330, now seen corresponding path program 2 times [2024-04-27 09:19:12,112 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,112 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,115 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,127 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,127 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,127 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,130 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,141 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,257 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:12,258 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:12,299 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724738, now seen corresponding path program 1 times [2024-04-27 09:19:12,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,299 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,302 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,313 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,313 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,313 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,320 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,331 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,431 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:12,431 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:12,518 INFO L85 PathProgramCache]: Analyzing trace with hash -1379957332, now seen corresponding path program 1 times [2024-04-27 09:19:12,519 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,519 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,522 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,533 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,533 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,533 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,536 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,546 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,631 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:12,631 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:12,661 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724737, now seen corresponding path program 3 times [2024-04-27 09:19:12,662 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,662 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,665 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,676 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,677 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,690 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,777 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:12,778 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:12,804 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724737, now seen corresponding path program 4 times [2024-04-27 09:19:12,804 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,804 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,807 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,818 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,818 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,818 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,821 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,832 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,924 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:12,924 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:12,960 INFO L85 PathProgramCache]: Analyzing trace with hash 29076013, now seen corresponding path program 5 times [2024-04-27 09:19:12,960 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,961 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,963 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,974 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:12,974 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:12,974 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:12,977 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:12,987 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:13,081 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:13,082 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:13,110 INFO L85 PathProgramCache]: Analyzing trace with hash 29076013, now seen corresponding path program 6 times [2024-04-27 09:19:13,111 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:13,111 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:13,114 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:13,123 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:13,124 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:13,124 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:13,127 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:13,136 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:13,235 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:13,235 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:13,266 INFO L85 PathProgramCache]: Analyzing trace with hash -1372388458, now seen corresponding path program 7 times [2024-04-27 09:19:13,266 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:13,266 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:13,270 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:13,279 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:13,280 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:13,280 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:13,283 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:13,293 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:13,379 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:13,379 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:13,424 INFO L85 PathProgramCache]: Analyzing trace with hash 901364196, now seen corresponding path program 8 times [2024-04-27 09:19:13,424 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:13,424 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:13,427 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:13,438 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:13,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:13,438 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:13,441 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:13,452 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:13,544 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:13,544 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:13,573 INFO L85 PathProgramCache]: Analyzing trace with hash -147455634, now seen corresponding path program 3 times [2024-04-27 09:19:13,574 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:13,574 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:13,586 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:13,595 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:13,595 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:13,596 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:13,600 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:13,609 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:13,701 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:13,701 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:15,744 INFO L85 PathProgramCache]: Analyzing trace with hash -276157258, now seen corresponding path program 3 times [2024-04-27 09:19:15,745 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:15,745 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:15,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:15,758 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:15,758 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:15,758 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:15,761 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:15,773 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:15,917 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:15,917 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:15,944 INFO L85 PathProgramCache]: Analyzing trace with hash 29059722, now seen corresponding path program 3 times [2024-04-27 09:19:15,944 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:15,944 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:15,947 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:15,956 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:15,956 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:15,957 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:15,959 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:15,968 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,056 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:16,056 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:16,089 INFO L85 PathProgramCache]: Analyzing trace with hash -147455633, now seen corresponding path program 9 times [2024-04-27 09:19:16,089 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,090 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,092 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,105 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,105 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,108 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,118 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,205 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:16,205 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:16,234 INFO L85 PathProgramCache]: Analyzing trace with hash -147455633, now seen corresponding path program 10 times [2024-04-27 09:19:16,235 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,235 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,237 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,246 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,247 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,247 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,249 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,271 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,375 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:16,375 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:16,421 INFO L85 PathProgramCache]: Analyzing trace with hash -275916964, now seen corresponding path program 11 times [2024-04-27 09:19:16,421 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,421 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,426 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,436 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,436 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,436 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,439 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,448 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,534 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:16,534 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:16,570 INFO L85 PathProgramCache]: Analyzing trace with hash 549432926, now seen corresponding path program 12 times [2024-04-27 09:19:16,570 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,571 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,573 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,581 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,582 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,582 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,584 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,596 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,689 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:16,689 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:16,718 INFO L85 PathProgramCache]: Analyzing trace with hash -1965561510, now seen corresponding path program 1 times [2024-04-27 09:19:16,719 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,719 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,721 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,727 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:16,727 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,727 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,729 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,735 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:16,819 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:16,820 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:16,956 INFO L85 PathProgramCache]: Analyzing trace with hash 881002366, now seen corresponding path program 2 times [2024-04-27 09:19:16,957 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,957 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,959 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,968 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:16,969 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:16,969 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:16,971 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:16,982 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:17,076 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:17,076 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:17,554 INFO L85 PathProgramCache]: Analyzing trace with hash -1794914828, now seen corresponding path program 1 times [2024-04-27 09:19:17,554 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:17,554 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:17,557 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:17,585 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:17,585 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:17,585 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:17,593 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:17,603 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:17,689 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:17,689 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:17,730 INFO L85 PathProgramCache]: Analyzing trace with hash 784723546, now seen corresponding path program 2 times [2024-04-27 09:19:17,730 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:17,730 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:17,732 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:17,778 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:17,779 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:17,779 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:17,781 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:17,795 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:17,879 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:17,879 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:17,904 INFO L85 PathProgramCache]: Analyzing trace with hash -1444057016, now seen corresponding path program 1 times [2024-04-27 09:19:17,904 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:17,905 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:17,907 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:17,924 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:17,924 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:17,924 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:17,927 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:17,935 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:18,017 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:18,017 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:18,035 INFO L85 PathProgramCache]: Analyzing trace with hash -251781714, now seen corresponding path program 2 times [2024-04-27 09:19:18,036 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,036 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,038 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,046 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:18,047 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,047 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,049 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,057 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:18,139 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:18,139 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:18,175 INFO L85 PathProgramCache]: Analyzing trace with hash 784852440, now seen corresponding path program 1 times [2024-04-27 09:19:18,175 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,176 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,178 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,187 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:18,187 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,187 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,190 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,198 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:18,278 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:18,279 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:18,300 INFO L85 PathProgramCache]: Analyzing trace with hash 1377351486, now seen corresponding path program 2 times [2024-04-27 09:19:18,300 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,300 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,302 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,311 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:18,311 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,311 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,313 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,321 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:18,402 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:18,402 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:18,431 INFO L85 PathProgramCache]: Analyzing trace with hash -1414504350, now seen corresponding path program 1 times [2024-04-27 09:19:18,431 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,431 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,434 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,443 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:18,443 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,443 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,446 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,455 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:18,543 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:18,543 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:18,570 INFO L85 PathProgramCache]: Analyzing trace with hash -2129011578, now seen corresponding path program 2 times [2024-04-27 09:19:18,570 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,570 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,573 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,582 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:18,582 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,582 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,585 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,596 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:18,692 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:18,692 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:18,731 INFO L85 PathProgramCache]: Analyzing trace with hash 1885347772, now seen corresponding path program 3 times [2024-04-27 09:19:18,731 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,731 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,734 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,744 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:18,745 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,745 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,760 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:18,850 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:18,850 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:18,916 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761108, now seen corresponding path program 1 times [2024-04-27 09:19:18,916 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,916 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,919 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,934 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:18,934 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:18,934 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:18,937 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:18,947 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,074 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:19,075 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:19,153 INFO L85 PathProgramCache]: Analyzing trace with hash -656986690, now seen corresponding path program 1 times [2024-04-27 09:19:19,153 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,153 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,162 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,173 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,173 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,173 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,177 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,187 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,268 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:19,269 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:19,303 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 4 times [2024-04-27 09:19:19,303 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,303 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,306 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,317 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,317 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,317 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,320 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,330 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,418 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:19,418 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:19,446 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 5 times [2024-04-27 09:19:19,446 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,446 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,450 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,460 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,460 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,460 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,463 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,473 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,566 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:19,567 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:19,599 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 6 times [2024-04-27 09:19:19,599 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,600 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,603 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,613 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,613 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,613 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,616 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,625 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,721 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:19,721 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:19,744 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 7 times [2024-04-27 09:19:19,745 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,745 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,758 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,758 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,758 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,761 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,770 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:19,868 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:19,868 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:19,892 INFO L85 PathProgramCache]: Analyzing trace with hash -649536984, now seen corresponding path program 8 times [2024-04-27 09:19:19,892 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,892 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,896 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,906 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:19:19,907 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:19,907 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:19,910 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:19,920 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:19:20,020 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:20,020 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:20,057 INFO L85 PathProgramCache]: Analyzing trace with hash 1885355518, now seen corresponding path program 9 times [2024-04-27 09:19:20,057 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,057 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,067 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,079 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:20,079 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,079 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,083 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,093 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:20,181 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:20,181 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:20,200 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849380, now seen corresponding path program 3 times [2024-04-27 09:19:20,200 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,200 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,203 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,213 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,213 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,213 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,216 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,225 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,353 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:20,353 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:20,381 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690424, now seen corresponding path program 3 times [2024-04-27 09:19:20,381 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,381 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,384 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,394 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,394 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,394 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,397 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,406 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,496 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:20,497 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:20,519 INFO L85 PathProgramCache]: Analyzing trace with hash -1601762760, now seen corresponding path program 3 times [2024-04-27 09:19:20,519 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,519 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,522 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,532 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,532 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,532 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,535 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,545 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,628 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:20,628 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:20,658 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 10 times [2024-04-27 09:19:20,658 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,658 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,661 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,671 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,671 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,671 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,677 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,686 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,783 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:20,783 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:20,802 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 11 times [2024-04-27 09:19:20,802 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,803 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,806 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,818 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,818 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,818 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,821 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,833 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,922 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:20,922 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:20,954 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690392, now seen corresponding path program 12 times [2024-04-27 09:19:20,954 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,954 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,957 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,967 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:20,968 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:20,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:20,971 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:20,982 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:21,074 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:21,074 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:21,095 INFO L85 PathProgramCache]: Analyzing trace with hash 1890533380, now seen corresponding path program 13 times [2024-04-27 09:19:21,096 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,096 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,101 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,111 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:21,111 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,111 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,114 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,125 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:21,211 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:21,212 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:21,238 INFO L85 PathProgramCache]: Analyzing trace with hash -1575684618, now seen corresponding path program 14 times [2024-04-27 09:19:21,238 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,238 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,243 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,255 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:21,255 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,256 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,259 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,268 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:21,350 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:21,350 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:21,375 INFO L85 PathProgramCache]: Analyzing trace with hash 1618870162, now seen corresponding path program 1 times [2024-04-27 09:19:21,375 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,375 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,378 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,387 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:21,387 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,387 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,389 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,399 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:21,482 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:21,483 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:21,535 INFO L85 PathProgramCache]: Analyzing trace with hash -266471560, now seen corresponding path program 2 times [2024-04-27 09:19:21,536 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,536 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,539 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,550 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:21,550 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,550 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,553 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,563 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:21,657 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:21,658 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:21,678 INFO L85 PathProgramCache]: Analyzing trace with hash 328633066, now seen corresponding path program 1 times [2024-04-27 09:19:21,679 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,679 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,682 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,693 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:21,693 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,706 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:21,800 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:21,800 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:21,820 INFO L85 PathProgramCache]: Analyzing trace with hash 1376876752, now seen corresponding path program 2 times [2024-04-27 09:19:21,820 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,820 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,833 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:21,833 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,833 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,836 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,846 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:21,937 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:21,937 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:21,964 INFO L85 PathProgramCache]: Analyzing trace with hash -266342666, now seen corresponding path program 1 times [2024-04-27 09:19:21,964 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,964 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,967 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,977 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:21,978 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:21,978 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:21,981 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:21,989 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:22,077 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:22,077 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:22,105 INFO L85 PathProgramCache]: Analyzing trace with hash 1568436188, now seen corresponding path program 2 times [2024-04-27 09:19:22,106 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,106 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,108 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,116 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:22,116 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,117 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,119 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,127 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:22,208 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:22,208 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:22,235 INFO L85 PathProgramCache]: Analyzing trace with hash -2026451634, now seen corresponding path program 1 times [2024-04-27 09:19:22,235 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,235 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,238 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,247 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:22,247 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,247 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,250 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,259 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:22,343 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:22,344 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:22,367 INFO L85 PathProgramCache]: Analyzing trace with hash 619119668, now seen corresponding path program 2 times [2024-04-27 09:19:22,367 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,368 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,370 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,380 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:22,380 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,380 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,383 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,391 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:22,475 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:22,476 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:22,498 INFO L85 PathProgramCache]: Analyzing trace with hash 358185732, now seen corresponding path program 3 times [2024-04-27 09:19:22,498 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,498 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,501 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,509 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:22,509 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,509 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,512 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,520 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:22,607 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:22,607 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:22,633 INFO L85 PathProgramCache]: Analyzing trace with hash 619108008, now seen corresponding path program 4 times [2024-04-27 09:19:22,634 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,634 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,636 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,645 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:22,645 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,645 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,648 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,656 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:22,737 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:22,738 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:22,780 INFO L85 PathProgramCache]: Analyzing trace with hash 318716126, now seen corresponding path program 5 times [2024-04-27 09:19:22,780 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,780 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,783 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,793 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:22,793 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,793 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,796 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,805 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:22,893 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:22,894 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:22,928 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265418, now seen corresponding path program 1 times [2024-04-27 09:19:22,928 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,928 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,931 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,941 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:22,941 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:22,941 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:22,944 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:22,991 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,082 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:23,082 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:23,123 INFO L85 PathProgramCache]: Analyzing trace with hash 1343522400, now seen corresponding path program 1 times [2024-04-27 09:19:23,124 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,124 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,127 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,136 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,136 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,136 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,139 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,149 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,232 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:23,232 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:23,268 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 6 times [2024-04-27 09:19:23,268 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,268 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,271 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,283 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,283 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,284 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,292 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,302 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,384 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:23,384 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:23,408 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 7 times [2024-04-27 09:19:23,408 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,408 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,412 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,422 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,422 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,422 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,425 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,434 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,530 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:23,530 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:23,565 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 8 times [2024-04-27 09:19:23,566 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,566 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,569 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,578 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,578 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,578 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,581 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,590 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,668 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:23,668 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:23,692 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 9 times [2024-04-27 09:19:23,693 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,705 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,705 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,705 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,707 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,716 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:23,795 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:23,795 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:23,821 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479162, now seen corresponding path program 3 times [2024-04-27 09:19:23,821 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,821 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,824 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,833 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:23,833 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,834 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,836 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,846 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:23,929 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:23,929 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:23,948 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655318, now seen corresponding path program 3 times [2024-04-27 09:19:23,948 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,948 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,951 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,960 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:23,960 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:23,960 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:23,963 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:23,973 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,055 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:24,055 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:24,081 INFO L85 PathProgramCache]: Analyzing trace with hash 1257194710, now seen corresponding path program 3 times [2024-04-27 09:19:24,082 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,082 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,084 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,094 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,094 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,094 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,097 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,106 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,191 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:24,192 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:24,212 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 10 times [2024-04-27 09:19:24,212 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,212 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,215 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,224 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,224 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,224 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,226 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,235 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,315 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:24,316 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:24,334 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 11 times [2024-04-27 09:19:24,334 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,334 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,337 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,387 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,387 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,387 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,390 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,408 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,487 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:24,487 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:24,511 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655286, now seen corresponding path program 12 times [2024-04-27 09:19:24,511 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,511 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,514 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,523 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,523 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,523 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,526 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,535 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,616 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:24,616 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:24,663 INFO L85 PathProgramCache]: Analyzing trace with hash 323901734, now seen corresponding path program 13 times [2024-04-27 09:19:24,664 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,664 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,676 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:24,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,679 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,688 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:24,767 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:24,767 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:24,810 INFO L85 PathProgramCache]: Analyzing trace with hash -2037649512, now seen corresponding path program 14 times [2024-04-27 09:19:24,811 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,811 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,814 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,823 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,823 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,823 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,825 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:24,834 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:24,932 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:24,932 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:24,957 INFO L85 PathProgramCache]: Analyzing trace with hash -329752206, now seen corresponding path program 1 times [2024-04-27 09:19:24,958 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:24,958 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:24,961 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,001 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:25,001 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,001 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,005 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,016 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:25,096 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:25,096 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:25,116 INFO L85 PathProgramCache]: Analyzing trace with hash 1572381610, now seen corresponding path program 2 times [2024-04-27 09:19:25,116 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,116 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,120 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,164 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:25,165 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,165 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,168 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,180 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:25,267 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:25,267 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:25,294 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189766, now seen corresponding path program 1 times [2024-04-27 09:19:25,294 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,294 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,298 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,310 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:25,310 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,310 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,314 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,325 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:25,419 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:25,419 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:25,442 INFO L85 PathProgramCache]: Analyzing trace with hash -769757396, now seen corresponding path program 1 times [2024-04-27 09:19:25,442 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,442 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,446 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,461 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:25,462 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,462 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,465 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,477 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:25,575 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:25,576 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:25,610 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189767, now seen corresponding path program 3 times [2024-04-27 09:19:25,610 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,610 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,614 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:25,894 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:25,894 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:25,894 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:25,900 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,031 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:26,132 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:26,133 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:26,168 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189767, now seen corresponding path program 4 times [2024-04-27 09:19:26,168 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:26,168 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:26,200 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,358 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:26,359 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:26,359 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:26,367 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,416 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:26,502 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:26,503 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:26,530 INFO L85 PathProgramCache]: Analyzing trace with hash -1057656683, now seen corresponding path program 5 times [2024-04-27 09:19:26,530 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:26,530 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:26,545 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,566 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:26,566 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:26,566 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:26,569 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,583 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:26,658 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:26,658 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:26,690 INFO L85 PathProgramCache]: Analyzing trace with hash -1057656683, now seen corresponding path program 6 times [2024-04-27 09:19:26,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:26,691 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:26,694 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,710 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:26,710 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:26,710 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:26,714 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,727 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:26,824 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:26,824 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:26,857 INFO L85 PathProgramCache]: Analyzing trace with hash -764512236, now seen corresponding path program 7 times [2024-04-27 09:19:26,857 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:26,858 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:26,862 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,874 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:26,875 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:26,875 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:26,878 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:26,891 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:26,991 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:26,991 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:29,029 INFO L85 PathProgramCache]: Analyzing trace with hash 1572387074, now seen corresponding path program 8 times [2024-04-27 09:19:29,029 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:29,029 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:29,033 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:29,046 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:29,046 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:29,046 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:29,050 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:29,061 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:29,161 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:29,161 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:29,194 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383686, now seen corresponding path program 1 times [2024-04-27 09:19:29,194 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:29,195 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:29,198 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:29,210 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:29,210 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:29,210 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:29,213 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:29,224 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:29,328 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:29,329 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:29,358 INFO L85 PathProgramCache]: Analyzing trace with hash 935713396, now seen corresponding path program 1 times [2024-04-27 09:19:29,359 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:29,359 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:29,370 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:29,383 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:29,383 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:29,383 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:29,386 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:29,397 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:29,501 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:29,501 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:31,554 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383685, now seen corresponding path program 9 times [2024-04-27 09:19:31,554 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:31,554 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:31,558 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:31,630 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:31,630 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:31,630 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:31,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:31,651 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:31,789 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:31,789 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:31,810 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383685, now seen corresponding path program 10 times [2024-04-27 09:19:31,810 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:31,810 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:31,814 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:31,829 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:31,829 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:31,829 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:31,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:31,850 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:31,946 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:31,947 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:31,968 INFO L85 PathProgramCache]: Analyzing trace with hash 935477016, now seen corresponding path program 11 times [2024-04-27 09:19:31,969 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:31,969 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:31,972 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:32,184 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:32,184 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:32,184 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:32,188 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:32,218 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:32,303 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:32,303 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:32,332 INFO L85 PathProgramCache]: Analyzing trace with hash -329752450, now seen corresponding path program 12 times [2024-04-27 09:19:32,332 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:32,332 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:32,335 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:32,499 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 4 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:32,500 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:32,500 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:32,504 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:32,528 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 4 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:32,612 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:32,612 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:32,633 INFO L85 PathProgramCache]: Analyzing trace with hash 1700856378, now seen corresponding path program 13 times [2024-04-27 09:19:32,633 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:32,633 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:32,636 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:32,717 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:32,717 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:32,717 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:32,720 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:32,746 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:32,845 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:32,845 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:32,873 INFO L85 PathProgramCache]: Analyzing trace with hash -1859556964, now seen corresponding path program 14 times [2024-04-27 09:19:32,873 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:32,873 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:32,876 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:32,888 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:32,889 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:32,889 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:32,892 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:32,903 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:32,999 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:32,999 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:33,024 INFO L85 PathProgramCache]: Analyzing trace with hash 1826652934, now seen corresponding path program 1 times [2024-04-27 09:19:33,024 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,024 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,028 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,040 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:33,040 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,040 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,043 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,055 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:33,146 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:33,146 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:33,170 INFO L85 PathProgramCache]: Analyzing trace with hash 862837566, now seen corresponding path program 2 times [2024-04-27 09:19:33,172 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,172 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,175 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,189 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:33,189 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,193 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,205 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:33,294 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:33,295 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:33,369 INFO L85 PathProgramCache]: Analyzing trace with hash 978160882, now seen corresponding path program 1 times [2024-04-27 09:19:33,369 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,369 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,374 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,388 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:33,389 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,389 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,393 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,407 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:33,504 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:33,505 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:33,535 INFO L85 PathProgramCache]: Analyzing trace with hash 258216384, now seen corresponding path program 1 times [2024-04-27 09:19:33,535 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,535 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,539 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,555 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:33,555 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,555 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,559 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,574 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:33,672 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:33,672 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:33,704 INFO L85 PathProgramCache]: Analyzing trace with hash 978160883, now seen corresponding path program 3 times [2024-04-27 09:19:33,704 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,704 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,708 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,724 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:33,724 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,724 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,728 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,743 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:33,836 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:33,837 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:33,858 INFO L85 PathProgramCache]: Analyzing trace with hash 978160883, now seen corresponding path program 4 times [2024-04-27 09:19:33,859 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,859 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,863 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,909 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:33,909 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:33,909 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:33,913 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:33,957 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:34,050 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:34,050 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:34,082 INFO L85 PathProgramCache]: Analyzing trace with hash 582022785, now seen corresponding path program 5 times [2024-04-27 09:19:34,082 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,082 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,085 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,098 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:34,098 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,099 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,102 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,115 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:34,209 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:34,209 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:34,243 INFO L85 PathProgramCache]: Analyzing trace with hash 582022785, now seen corresponding path program 6 times [2024-04-27 09:19:34,243 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,243 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,246 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,259 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:34,259 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,259 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,263 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,275 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:34,373 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:34,374 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:34,407 INFO L85 PathProgramCache]: Analyzing trace with hash 263461544, now seen corresponding path program 7 times [2024-04-27 09:19:34,407 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,407 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,411 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,425 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:34,425 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,425 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,429 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,442 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:34,547 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:34,547 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:34,577 INFO L85 PathProgramCache]: Analyzing trace with hash 862843030, now seen corresponding path program 8 times [2024-04-27 09:19:34,578 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,578 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,582 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,595 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:34,595 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,595 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,599 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,611 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:34,718 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:34,718 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:34,761 INFO L85 PathProgramCache]: Analyzing trace with hash 791666214, now seen corresponding path program 1 times [2024-04-27 09:19:34,762 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,762 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,765 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,780 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:34,781 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,781 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,784 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,796 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:34,904 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:34,905 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:34,941 INFO L85 PathProgramCache]: Analyzing trace with hash -1228151032, now seen corresponding path program 1 times [2024-04-27 09:19:34,941 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,941 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,944 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,956 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:34,957 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:34,957 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:34,960 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:34,972 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:35,073 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:35,073 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:35,149 INFO L85 PathProgramCache]: Analyzing trace with hash 791666215, now seen corresponding path program 9 times [2024-04-27 09:19:35,150 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,150 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,153 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,165 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:35,165 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,165 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,168 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,179 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:35,269 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:35,270 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:35,302 INFO L85 PathProgramCache]: Analyzing trace with hash 791666215, now seen corresponding path program 10 times [2024-04-27 09:19:35,302 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,303 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,306 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,324 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:35,324 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,324 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,327 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,338 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:35,425 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:35,425 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:35,446 INFO L85 PathProgramCache]: Analyzing trace with hash -1228387412, now seen corresponding path program 11 times [2024-04-27 09:19:35,446 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,446 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,449 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,486 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:35,486 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,486 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,489 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,518 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:35,610 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:35,610 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:35,637 INFO L85 PathProgramCache]: Analyzing trace with hash 1826652690, now seen corresponding path program 12 times [2024-04-27 09:19:35,637 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,637 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,640 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,662 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:35,662 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,662 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,666 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,686 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:35,792 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:35,792 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:35,816 INFO L85 PathProgramCache]: Analyzing trace with hash -222229042, now seen corresponding path program 13 times [2024-04-27 09:19:35,816 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,817 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,819 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,841 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:35,841 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:35,841 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:35,844 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:35,865 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:35,968 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:35,968 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:36,000 INFO L85 PathProgramCache]: Analyzing trace with hash 1186258992, now seen corresponding path program 14 times [2024-04-27 09:19:36,000 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,000 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,003 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,014 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:36,015 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,015 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,018 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,028 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:36,136 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:36,137 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:36,171 INFO L85 PathProgramCache]: Analyzing trace with hash -1735684010, now seen corresponding path program 1 times [2024-04-27 09:19:36,172 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,172 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,175 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,186 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:36,186 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,186 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,189 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,200 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:36,301 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:36,301 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:36,323 INFO L85 PathProgramCache]: Analyzing trace with hash 1295106190, now seen corresponding path program 2 times [2024-04-27 09:19:36,323 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,323 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,330 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,342 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:36,342 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,342 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,346 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,357 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:36,452 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:36,452 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:36,472 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586338, now seen corresponding path program 1 times [2024-04-27 09:19:36,472 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,472 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,487 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,499 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:36,500 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,501 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,505 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,516 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:36,605 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:36,606 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:36,626 INFO L85 PathProgramCache]: Analyzing trace with hash -943463664, now seen corresponding path program 1 times [2024-04-27 09:19:36,626 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,626 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,629 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,642 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:36,642 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:36,642 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:36,645 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:36,657 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:36,748 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:36,749 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:38,795 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586339, now seen corresponding path program 3 times [2024-04-27 09:19:38,796 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:38,796 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:38,799 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:38,963 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 7 proven. 5 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:38,963 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:38,963 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:38,967 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,024 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 7 proven. 5 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:39,108 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:39,108 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:39,128 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586339, now seen corresponding path program 4 times [2024-04-27 09:19:39,129 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:39,129 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:39,132 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,173 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:39,174 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:39,174 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:39,178 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,221 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:19:39,325 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:39,325 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:39,362 INFO L85 PathProgramCache]: Analyzing trace with hash -650959055, now seen corresponding path program 5 times [2024-04-27 09:19:39,362 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:39,362 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:39,365 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,386 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:39,386 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:39,386 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:39,389 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,401 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:39,493 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:39,494 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:39,518 INFO L85 PathProgramCache]: Analyzing trace with hash -650959055, now seen corresponding path program 6 times [2024-04-27 09:19:39,519 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:39,519 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:39,522 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,534 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:39,534 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:39,534 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:39,537 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,548 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:19:39,654 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:39,654 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:39,681 INFO L85 PathProgramCache]: Analyzing trace with hash -938218504, now seen corresponding path program 7 times [2024-04-27 09:19:39,681 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:39,682 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:39,685 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,697 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:39,697 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:39,697 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:39,700 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:39,712 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:39,801 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:39,801 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:41,836 INFO L85 PathProgramCache]: Analyzing trace with hash 1295111654, now seen corresponding path program 8 times [2024-04-27 09:19:41,836 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:41,836 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:41,840 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:41,855 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:41,855 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:41,855 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:41,858 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:41,869 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:41,983 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:41,984 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:42,018 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370646, now seen corresponding path program 1 times [2024-04-27 09:19:42,018 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,018 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,022 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,034 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:42,034 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,034 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,038 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,049 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:42,154 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:42,154 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:42,188 INFO L85 PathProgramCache]: Analyzing trace with hash -1545019304, now seen corresponding path program 1 times [2024-04-27 09:19:42,189 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,192 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,203 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:42,204 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,204 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,207 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,218 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:42,306 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:42,307 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:42,337 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370647, now seen corresponding path program 9 times [2024-04-27 09:19:42,337 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,337 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,340 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,351 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:42,351 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,351 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,354 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,368 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:42,450 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:42,451 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:42,477 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370647, now seen corresponding path program 10 times [2024-04-27 09:19:42,477 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,478 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,480 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,491 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:42,491 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,491 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,494 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,554 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:19:42,638 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:42,638 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:42,695 INFO L85 PathProgramCache]: Analyzing trace with hash -1545255684, now seen corresponding path program 11 times [2024-04-27 09:19:42,695 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,695 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,739 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:42,739 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,739 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,742 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,771 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:42,860 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:42,861 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:42,891 INFO L85 PathProgramCache]: Analyzing trace with hash -1735684254, now seen corresponding path program 12 times [2024-04-27 09:19:42,891 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,891 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,894 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,925 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:42,925 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:42,925 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:42,928 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:42,948 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:43,040 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:43,041 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:43,066 INFO L85 PathProgramCache]: Analyzing trace with hash 1378304798, now seen corresponding path program 13 times [2024-04-27 09:19:43,067 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:43,067 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:43,070 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:43,088 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:43,088 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:43,089 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:43,091 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:43,109 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:43,207 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:43,207 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:45,243 INFO L85 PathProgramCache]: Analyzing trace with hash 1700987264, now seen corresponding path program 14 times [2024-04-27 09:19:45,243 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:45,243 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:45,246 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:45,272 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:45,272 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:45,272 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:45,275 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:45,285 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:45,384 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:45,384 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:45,406 INFO L85 PathProgramCache]: Analyzing trace with hash -222194384, now seen corresponding path program 1 times [2024-04-27 09:19:45,407 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:45,407 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:45,414 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:45,414 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:45,425 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:45,550 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:45,551 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:45,585 INFO L85 PathProgramCache]: Analyzing trace with hash 1219565330, now seen corresponding path program 2 times [2024-04-27 09:19:45,585 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:45,585 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:45,593 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:45,593 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:45,604 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:45,712 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:45,713 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:45,744 INFO L85 PathProgramCache]: Analyzing trace with hash -523786442, now seen corresponding path program 3 times [2024-04-27 09:19:45,745 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:45,745 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:45,750 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:45,894 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 2 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:45,894 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:45,894 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:45,898 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:45,919 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 2 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:19:46,035 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:46,035 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:46,072 INFO L85 PathProgramCache]: Analyzing trace with hash 1506240360, now seen corresponding path program 4 times [2024-04-27 09:19:46,072 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:46,072 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:46,079 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:46,079 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:46,094 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:46,193 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:46,193 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:46,218 INFO L85 PathProgramCache]: Analyzing trace with hash 93010444, now seen corresponding path program 5 times [2024-04-27 09:19:46,218 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:46,218 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:46,224 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:46,350 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:46,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:46,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:46,355 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:46,381 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:19:46,491 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:46,492 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:46,526 INFO L85 PathProgramCache]: Analyzing trace with hash -811272978, now seen corresponding path program 6 times [2024-04-27 09:19:46,526 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:46,526 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:46,530 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:46,588 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 2 proven. 14 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:46,588 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:46,588 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:46,647 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:46,684 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 2 proven. 14 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:19:46,787 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:46,787 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:46,873 INFO L85 PathProgramCache]: Analyzing trace with hash -852199313, now seen corresponding path program 7 times [2024-04-27 09:19:46,873 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:46,873 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:46,889 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:46,889 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:46,899 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,004 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:47,004 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:47,027 INFO L85 PathProgramCache]: Analyzing trace with hash -852199313, now seen corresponding path program 8 times [2024-04-27 09:19:47,028 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:47,028 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:47,041 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,041 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:47,049 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,155 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:47,155 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:47,194 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217297, now seen corresponding path program 9 times [2024-04-27 09:19:47,194 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:47,194 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:47,207 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,207 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:47,221 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,341 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:47,342 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:47,374 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217297, now seen corresponding path program 10 times [2024-04-27 09:19:47,374 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:47,374 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:47,383 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,384 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:47,391 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,509 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:47,509 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:47,533 INFO L85 PathProgramCache]: Analyzing trace with hash -317936646, now seen corresponding path program 11 times [2024-04-27 09:19:47,533 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:47,533 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:47,543 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,543 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:47,550 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,650 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:47,650 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:47,697 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101326, now seen corresponding path program 1 times [2024-04-27 09:19:47,697 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:47,698 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:47,705 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,706 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:47,711 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,841 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:47,842 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:47,876 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101325, now seen corresponding path program 12 times [2024-04-27 09:19:47,876 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:47,876 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:47,887 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,887 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:47,903 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:47,991 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:47,991 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:48,019 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101325, now seen corresponding path program 13 times [2024-04-27 09:19:48,019 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:48,019 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:48,028 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:48,089 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:48,089 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:48,089 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:48,094 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:48,124 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:48,239 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:48,239 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:48,303 INFO L85 PathProgramCache]: Analyzing trace with hash -594435307, now seen corresponding path program 1 times [2024-04-27 09:19:48,303 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:48,304 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:48,309 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:48,437 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 9 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:19:48,437 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:48,438 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:48,442 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:48,475 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 9 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:19:48,575 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:48,576 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:48,616 INFO L85 PathProgramCache]: Analyzing trace with hash -594435307, now seen corresponding path program 2 times [2024-04-27 09:19:48,616 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:48,616 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:48,621 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:48,654 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:48,654 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:48,654 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:48,660 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:48,693 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:48,801 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:48,801 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:48,859 INFO L85 PathProgramCache]: Analyzing trace with hash -1247625227, now seen corresponding path program 1 times [2024-04-27 09:19:48,860 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:48,860 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:48,865 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:48,898 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 9 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:19:48,898 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:48,898 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:48,903 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:48,936 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 9 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:19:49,101 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:49,101 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:49,300 INFO L85 PathProgramCache]: Analyzing trace with hash -1247625227, now seen corresponding path program 2 times [2024-04-27 09:19:49,301 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:49,301 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:49,305 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:49,334 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:49,334 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:49,334 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:49,338 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:49,371 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:49,470 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:49,470 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:49,523 INFO L85 PathProgramCache]: Analyzing trace with hash -594435306, now seen corresponding path program 14 times [2024-04-27 09:19:49,523 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:49,524 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:49,532 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:49,532 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:49,538 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:49,637 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:49,637 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:49,673 INFO L85 PathProgramCache]: Analyzing trace with hash -594435306, now seen corresponding path program 15 times [2024-04-27 09:19:49,673 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:49,673 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:49,678 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:49,740 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 6 proven. 10 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:49,740 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:49,740 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:49,745 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:49,777 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 6 proven. 10 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:19:49,875 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:49,875 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:49,910 INFO L85 PathProgramCache]: Analyzing trace with hash -594435306, now seen corresponding path program 16 times [2024-04-27 09:19:49,910 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:49,910 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:49,915 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:49,943 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:49,943 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:49,943 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:49,948 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:49,976 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:50,078 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:50,078 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:50,100 INFO L85 PathProgramCache]: Analyzing trace with hash -594435306, now seen corresponding path program 17 times [2024-04-27 09:19:50,100 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:50,100 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:50,109 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:50,109 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:50,115 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:50,219 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:50,219 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:50,248 INFO L85 PathProgramCache]: Analyzing trace with hash -206124214, now seen corresponding path program 18 times [2024-04-27 09:19:50,248 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:50,248 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:50,253 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:50,305 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:50,305 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:50,306 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:50,311 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:50,360 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:19:50,470 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:50,471 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:50,499 INFO L85 PathProgramCache]: Analyzing trace with hash -465018440, now seen corresponding path program 19 times [2024-04-27 09:19:50,499 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:50,500 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:50,513 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:50,513 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:50,522 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:50,630 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:50,630 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:50,665 INFO L85 PathProgramCache]: Analyzing trace with hash 812923008, now seen corresponding path program 20 times [2024-04-27 09:19:50,665 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:50,665 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:50,677 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:50,677 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:50,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:50,817 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:50,818 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:50,853 INFO L85 PathProgramCache]: Analyzing trace with hash -465033948, now seen corresponding path program 21 times [2024-04-27 09:19:50,853 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:50,853 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:50,859 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:50,903 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 6 proven. 10 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:50,903 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:50,903 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:50,908 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:50,950 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 6 proven. 10 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:51,126 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:51,126 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:51,165 INFO L85 PathProgramCache]: Analyzing trace with hash -1948337446, now seen corresponding path program 22 times [2024-04-27 09:19:51,165 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:51,165 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:51,184 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:51,185 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:51,196 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:51,299 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:51,300 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:51,357 INFO L85 PathProgramCache]: Analyzing trace with hash -268918578, now seen corresponding path program 3 times [2024-04-27 09:19:51,357 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:51,357 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:51,381 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:51,381 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:51,396 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:51,506 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:51,507 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:51,563 INFO L85 PathProgramCache]: Analyzing trace with hash 253458780, now seen corresponding path program 3 times [2024-04-27 09:19:51,564 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:51,564 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:51,576 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:51,576 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:51,590 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:51,687 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:51,687 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:51,729 INFO L85 PathProgramCache]: Analyzing trace with hash -268918577, now seen corresponding path program 23 times [2024-04-27 09:19:51,730 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:51,730 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:51,745 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:51,745 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:51,764 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:51,876 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:51,876 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:51,907 INFO L85 PathProgramCache]: Analyzing trace with hash -268918577, now seen corresponding path program 24 times [2024-04-27 09:19:51,908 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:51,908 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:51,913 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:51,961 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:51,961 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:51,961 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:51,967 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:52,013 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:52,126 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:52,126 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:52,162 INFO L85 PathProgramCache]: Analyzing trace with hash 1738265725, now seen corresponding path program 25 times [2024-04-27 09:19:52,162 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:52,162 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:52,174 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:52,174 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:52,186 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:52,288 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:52,288 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:52,321 INFO L85 PathProgramCache]: Analyzing trace with hash 1738265725, now seen corresponding path program 26 times [2024-04-27 09:19:52,321 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:52,321 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:52,333 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:52,334 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:52,347 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:52,445 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:52,445 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:54,505 INFO L85 PathProgramCache]: Analyzing trace with hash -1531150402, now seen corresponding path program 15 times [2024-04-27 09:19:54,505 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:54,505 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:54,511 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:54,782 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 8 proven. 8 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:54,782 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:54,782 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:54,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:54,835 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 8 proven. 8 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:54,932 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:54,932 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:54,962 INFO L85 PathProgramCache]: Analyzing trace with hash -221022106, now seen corresponding path program 15 times [2024-04-27 09:19:54,962 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:54,962 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:54,968 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:55,018 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 8 proven. 8 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:55,018 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:55,018 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:55,025 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:55,132 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 8 proven. 8 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:55,236 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:55,236 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:55,273 INFO L85 PathProgramCache]: Analyzing trace with hash 1738249434, now seen corresponding path program 15 times [2024-04-27 09:19:55,273 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:55,273 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:55,279 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:55,326 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 8 proven. 8 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:55,326 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:55,326 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:55,331 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:55,376 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 8 proven. 8 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:55,482 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:55,482 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:55,511 INFO L85 PathProgramCache]: Analyzing trace with hash -1531150401, now seen corresponding path program 27 times [2024-04-27 09:19:55,511 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:55,511 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:55,517 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:55,692 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:19:55,693 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:55,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:55,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:55,732 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:19:55,829 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:55,830 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:55,857 INFO L85 PathProgramCache]: Analyzing trace with hash -1531150401, now seen corresponding path program 28 times [2024-04-27 09:19:55,858 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:55,858 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:55,863 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:55,902 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 6 proven. 10 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:55,903 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:55,903 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:55,909 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:55,952 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 6 proven. 10 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:56,047 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:56,047 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:56,073 INFO L85 PathProgramCache]: Analyzing trace with hash -221022074, now seen corresponding path program 29 times [2024-04-27 09:19:56,074 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:56,074 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:56,079 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:56,118 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 6 proven. 10 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:56,118 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:56,118 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:56,123 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:56,168 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 6 proven. 10 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:56,255 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:56,255 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:56,277 INFO L85 PathProgramCache]: Analyzing trace with hash -1939576798, now seen corresponding path program 30 times [2024-04-27 09:19:56,278 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:56,278 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:56,283 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:56,338 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:19:56,338 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:56,338 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:56,344 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:56,384 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:19:56,482 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:56,482 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:56,513 INFO L85 PathProgramCache]: Analyzing trace with hash -221012452, now seen corresponding path program 31 times [2024-04-27 09:19:56,514 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:56,514 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:56,525 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:56,525 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:56,534 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:56,634 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:56,635 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:56,674 INFO L85 PathProgramCache]: Analyzing trace with hash -317936645, now seen corresponding path program 2 times [2024-04-27 09:19:56,675 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:56,675 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:56,692 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:56,692 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:56,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:56,864 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:56,864 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:56,895 INFO L85 PathProgramCache]: Analyzing trace with hash -317936645, now seen corresponding path program 3 times [2024-04-27 09:19:56,896 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:56,896 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:56,903 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:56,903 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:56,908 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,019 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:57,020 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:57,054 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101293, now seen corresponding path program 1 times [2024-04-27 09:19:57,055 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:57,055 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:57,063 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,063 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:57,069 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,185 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:57,185 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:57,218 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101293, now seen corresponding path program 2 times [2024-04-27 09:19:57,219 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:57,219 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:57,226 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,226 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:57,230 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,343 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:57,344 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:57,392 INFO L85 PathProgramCache]: Analyzing trace with hash -317936644, now seen corresponding path program 32 times [2024-04-27 09:19:57,392 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:57,392 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:57,399 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,399 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:57,404 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,500 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:57,501 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:57,534 INFO L85 PathProgramCache]: Analyzing trace with hash -317936644, now seen corresponding path program 33 times [2024-04-27 09:19:57,534 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:57,535 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:57,542 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,542 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:57,547 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:57,648 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:57,648 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:57,679 INFO L85 PathProgramCache]: Analyzing trace with hash -317936644, now seen corresponding path program 34 times [2024-04-27 09:19:57,679 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:57,679 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:57,684 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:57,712 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:57,712 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:57,712 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:57,717 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:57,742 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:57,841 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:57,841 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:57,863 INFO L85 PathProgramCache]: Analyzing trace with hash -317936644, now seen corresponding path program 35 times [2024-04-27 09:19:57,863 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:57,863 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:57,868 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:57,899 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 2 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:19:57,899 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:57,900 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:57,904 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:57,933 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 2 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:19:58,023 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:58,024 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:19:58,055 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101261, now seen corresponding path program 36 times [2024-04-27 09:19:58,055 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:58,056 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:58,062 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:58,062 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:58,066 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:58,159 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:58,159 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:58,196 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101261, now seen corresponding path program 37 times [2024-04-27 09:19:58,196 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:58,196 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:58,202 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:58,202 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:58,206 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:58,298 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:58,298 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:58,343 INFO L85 PathProgramCache]: Analyzing trace with hash 133879190, now seen corresponding path program 38 times [2024-04-27 09:19:58,343 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:58,343 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:58,349 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:58,387 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:19:58,387 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:58,387 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:58,392 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:58,432 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:19:58,519 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:58,519 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:58,547 INFO L85 PathProgramCache]: Analyzing trace with hash 1211311136, now seen corresponding path program 39 times [2024-04-27 09:19:58,548 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:58,548 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:58,557 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:58,557 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:58,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:58,653 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:58,654 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:58,686 INFO L85 PathProgramCache]: Analyzing trace with hash 1211314928, now seen corresponding path program 40 times [2024-04-27 09:19:58,687 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:58,687 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:58,692 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:58,725 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:58,725 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:58,725 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:58,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:58,830 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:58,932 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:58,932 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:58,975 INFO L85 PathProgramCache]: Analyzing trace with hash -1103942792, now seen corresponding path program 4 times [2024-04-27 09:19:58,975 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:58,975 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:58,980 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:59,013 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:59,014 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,014 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,021 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:59,054 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:59,168 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:59,168 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:19:59,225 INFO L85 PathProgramCache]: Analyzing trace with hash 137511922, now seen corresponding path program 4 times [2024-04-27 09:19:59,225 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,225 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,231 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:59,266 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:59,266 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,266 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,272 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:59,305 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:59,397 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:59,397 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:19:59,428 INFO L85 PathProgramCache]: Analyzing trace with hash -1103942791, now seen corresponding path program 41 times [2024-04-27 09:19:59,428 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,428 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:59,466 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:59,466 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,466 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,471 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:59,509 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:59,596 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:59,597 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:59,627 INFO L85 PathProgramCache]: Analyzing trace with hash -1103942791, now seen corresponding path program 42 times [2024-04-27 09:19:59,627 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,628 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,637 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:59,637 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:19:59,643 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:19:59,732 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:59,732 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:19:59,791 INFO L85 PathProgramCache]: Analyzing trace with hash 1563095327, now seen corresponding path program 43 times [2024-04-27 09:19:59,791 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,791 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,797 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:59,830 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:59,830 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,830 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,835 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:19:59,868 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:19:59,958 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:19:59,958 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:19:59,979 INFO L85 PathProgramCache]: Analyzing trace with hash 1563095327, now seen corresponding path program 44 times [2024-04-27 09:19:59,979 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:19:59,979 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:19:59,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:00,023 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:20:00,023 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:00,023 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:00,028 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:00,066 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:20:00,171 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:00,171 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:00,203 INFO L85 PathProgramCache]: Analyzing trace with hash 1211495654, now seen corresponding path program 45 times [2024-04-27 09:20:00,204 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:00,204 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:00,214 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:00,214 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:00,222 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:00,319 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:00,319 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:00,348 INFO L85 PathProgramCache]: Analyzing trace with hash -365219380, now seen corresponding path program 46 times [2024-04-27 09:20:00,348 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:00,348 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:00,353 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:00,444 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:20:00,444 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:00,444 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:00,449 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:00,486 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:20:00,573 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:00,574 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:00,601 INFO L85 PathProgramCache]: Analyzing trace with hash -594792804, now seen corresponding path program 47 times [2024-04-27 09:20:00,601 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:00,601 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:00,611 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:00,611 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:00,617 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:00,712 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:00,712 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:00,739 INFO L85 PathProgramCache]: Analyzing trace with hash -365231040, now seen corresponding path program 48 times [2024-04-27 09:20:00,739 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:00,739 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:00,747 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:00,747 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:00,755 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:00,863 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:00,863 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:00,886 INFO L85 PathProgramCache]: Analyzing trace with hash 1562739746, now seen corresponding path program 16 times [2024-04-27 09:20:00,886 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:00,886 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:00,894 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:00,895 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:00,900 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:00,992 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:00,992 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:01,014 INFO L85 PathProgramCache]: Analyzing trace with hash 1200291970, now seen corresponding path program 16 times [2024-04-27 09:20:01,014 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:01,014 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:01,023 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:01,023 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:01,031 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:01,122 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:01,122 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:01,150 INFO L85 PathProgramCache]: Analyzing trace with hash -1445654466, now seen corresponding path program 16 times [2024-04-27 09:20:01,150 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:01,150 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:01,160 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:01,161 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:01,168 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:01,261 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:01,261 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:01,296 INFO L85 PathProgramCache]: Analyzing trace with hash 1562739747, now seen corresponding path program 49 times [2024-04-27 09:20:01,296 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:01,296 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:01,302 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:01,476 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:01,476 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:01,476 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:01,481 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:01,513 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:01,604 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:01,604 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:01,636 INFO L85 PathProgramCache]: Analyzing trace with hash 1562739747, now seen corresponding path program 50 times [2024-04-27 09:20:01,636 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:01,636 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:01,644 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:01,644 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:01,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:01,747 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:01,747 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:01,778 INFO L85 PathProgramCache]: Analyzing trace with hash 1200292002, now seen corresponding path program 51 times [2024-04-27 09:20:01,779 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:01,779 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:01,786 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:01,787 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:01,792 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:01,885 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:01,885 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:01,941 INFO L85 PathProgramCache]: Analyzing trace with hash -648374815, now seen corresponding path program 1 times [2024-04-27 09:20:01,941 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:01,941 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:01,945 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:02,085 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:02,085 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,085 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,090 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:02,119 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:02,212 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:02,212 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:02,234 INFO L85 PathProgramCache]: Analyzing trace with hash -648374815, now seen corresponding path program 2 times [2024-04-27 09:20:02,235 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,235 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,239 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:02,260 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:20:02,260 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,260 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:02,285 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:20:02,373 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:02,373 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:02,415 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217329, now seen corresponding path program 1 times [2024-04-27 09:20:02,415 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,415 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,419 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:02,511 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:02,511 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,511 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,528 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:02,559 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:02,647 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:02,647 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:02,673 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217329, now seen corresponding path program 2 times [2024-04-27 09:20:02,673 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,673 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,677 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:02,698 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:20:02,698 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,699 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,703 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:02,723 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:20:02,813 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:02,813 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:02,843 INFO L85 PathProgramCache]: Analyzing trace with hash -648374814, now seen corresponding path program 52 times [2024-04-27 09:20:02,843 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,844 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,850 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:02,850 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:02,853 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:02,949 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:02,949 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:02,978 INFO L85 PathProgramCache]: Analyzing trace with hash -648374814, now seen corresponding path program 53 times [2024-04-27 09:20:02,978 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:02,978 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:02,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:02,984 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:02,988 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,079 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:03,080 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:03,101 INFO L85 PathProgramCache]: Analyzing trace with hash -648374814, now seen corresponding path program 54 times [2024-04-27 09:20:03,101 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:03,101 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:03,112 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,112 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:03,116 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,218 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:03,218 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:03,242 INFO L85 PathProgramCache]: Analyzing trace with hash -648374814, now seen corresponding path program 55 times [2024-04-27 09:20:03,242 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:03,242 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:03,248 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,248 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:03,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,349 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:03,349 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:03,376 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217361, now seen corresponding path program 56 times [2024-04-27 09:20:03,376 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:03,377 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:03,383 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,383 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:03,387 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,480 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:03,480 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:03,509 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217361, now seen corresponding path program 57 times [2024-04-27 09:20:03,509 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:03,509 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:03,515 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,515 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:03,519 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,609 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:03,610 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:03,630 INFO L85 PathProgramCache]: Analyzing trace with hash -2084332882, now seen corresponding path program 58 times [2024-04-27 09:20:03,630 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:03,630 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:03,637 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,638 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:03,643 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,748 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:03,748 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:03,776 INFO L85 PathProgramCache]: Analyzing trace with hash -1589136112, now seen corresponding path program 59 times [2024-04-27 09:20:03,776 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:03,776 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:03,784 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,784 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:03,789 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,901 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:03,902 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:03,925 INFO L85 PathProgramCache]: Analyzing trace with hash -1653016504, now seen corresponding path program 60 times [2024-04-27 09:20:03,925 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:03,925 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:03,934 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:03,934 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:03,942 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:04,047 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:04,047 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:04,087 INFO L85 PathProgramCache]: Analyzing trace with hash 296096040, now seen corresponding path program 3 times [2024-04-27 09:20:04,087 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:04,087 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:04,093 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:04,328 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:04,329 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:04,329 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:04,334 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:04,386 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:04,477 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:04,477 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:04,505 INFO L85 PathProgramCache]: Analyzing trace with hash 589042762, now seen corresponding path program 3 times [2024-04-27 09:20:04,505 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:04,505 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:04,511 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:04,623 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:04,623 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:04,623 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:04,629 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:04,693 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:04,810 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:04,811 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:04,845 INFO L85 PathProgramCache]: Analyzing trace with hash 296096041, now seen corresponding path program 61 times [2024-04-27 09:20:04,845 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:04,845 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:04,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:04,854 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:04,861 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:04,952 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:04,952 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:04,973 INFO L85 PathProgramCache]: Analyzing trace with hash 296096041, now seen corresponding path program 62 times [2024-04-27 09:20:04,973 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:04,973 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:04,982 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:04,983 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:04,988 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,078 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:05,078 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:05,106 INFO L85 PathProgramCache]: Analyzing trace with hash 1470697527, now seen corresponding path program 63 times [2024-04-27 09:20:05,106 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:05,106 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:05,111 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:05,149 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:05,149 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:05,149 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:05,154 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:05,192 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:05,279 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:05,280 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:05,301 INFO L85 PathProgramCache]: Analyzing trace with hash 1470697527, now seen corresponding path program 64 times [2024-04-27 09:20:05,301 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:05,301 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:05,310 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,310 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:05,316 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,409 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:05,409 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:05,441 INFO L85 PathProgramCache]: Analyzing trace with hash -2018579108, now seen corresponding path program 4 times [2024-04-27 09:20:05,441 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:05,441 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:05,451 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,451 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:05,458 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,551 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:05,551 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:05,579 INFO L85 PathProgramCache]: Analyzing trace with hash 1848557202, now seen corresponding path program 3 times [2024-04-27 09:20:05,579 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:05,579 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:05,587 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,588 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:05,592 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,686 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:05,686 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:05,715 INFO L85 PathProgramCache]: Analyzing trace with hash -2018579107, now seen corresponding path program 65 times [2024-04-27 09:20:05,715 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:05,715 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:05,723 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,724 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:05,731 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:05,834 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:05,835 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:05,859 INFO L85 PathProgramCache]: Analyzing trace with hash -2018579107, now seen corresponding path program 66 times [2024-04-27 09:20:05,859 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:05,859 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:05,865 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:05,907 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 4 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:20:05,908 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:05,908 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:05,913 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:05,951 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 4 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:20:06,044 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:06,044 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:06,072 INFO L85 PathProgramCache]: Analyzing trace with hash 1848557234, now seen corresponding path program 67 times [2024-04-27 09:20:06,072 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,072 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,080 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:06,081 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:06,088 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:06,183 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:06,183 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:06,213 INFO L85 PathProgramCache]: Analyzing trace with hash 620341556, now seen corresponding path program 17 times [2024-04-27 09:20:06,213 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,213 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,218 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:06,242 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 2 proven. 14 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:06,242 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,242 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:06,272 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 2 proven. 14 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:06,428 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:06,428 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:06,455 INFO L85 PathProgramCache]: Analyzing trace with hash 2050719152, now seen corresponding path program 17 times [2024-04-27 09:20:06,456 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,456 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,460 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:06,488 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 2 proven. 14 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:06,488 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,488 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,492 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:06,515 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 2 proven. 14 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:06,631 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:06,631 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:06,664 INFO L85 PathProgramCache]: Analyzing trace with hash -1411643420, now seen corresponding path program 4 times [2024-04-27 09:20:06,664 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,664 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,668 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:06,685 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:06,685 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,685 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,689 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:06,706 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:06,801 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:06,801 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:06,833 INFO L85 PathProgramCache]: Analyzing trace with hash -811272946, now seen corresponding path program 4 times [2024-04-27 09:20:06,834 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,834 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,838 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:06,854 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:06,854 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:06,854 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:06,858 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:06,875 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:06,995 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:06,995 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:07,025 INFO L85 PathProgramCache]: Analyzing trace with hash -1411643419, now seen corresponding path program 68 times [2024-04-27 09:20:07,025 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,025 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,029 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,052 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:07,052 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,052 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,056 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,080 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:07,178 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:07,179 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:07,218 INFO L85 PathProgramCache]: Analyzing trace with hash -1411643419, now seen corresponding path program 69 times [2024-04-27 09:20:07,219 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,219 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,224 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,253 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:07,253 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,254 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,258 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,282 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:07,372 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:07,372 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:07,399 INFO L85 PathProgramCache]: Analyzing trace with hash -811272914, now seen corresponding path program 70 times [2024-04-27 09:20:07,400 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,400 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,404 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,427 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:07,427 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,427 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,431 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,469 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:07,574 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:07,574 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:07,606 INFO L85 PathProgramCache]: Analyzing trace with hash 620343540, now seen corresponding path program 18 times [2024-04-27 09:20:07,606 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,606 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,610 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,637 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:07,637 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,637 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,642 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,668 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:07,753 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:07,753 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:07,774 INFO L85 PathProgramCache]: Analyzing trace with hash 2050780656, now seen corresponding path program 18 times [2024-04-27 09:20:07,775 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,775 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,779 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,807 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:07,807 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,807 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,811 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:07,836 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:07,947 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:07,948 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:07,978 INFO L85 PathProgramCache]: Analyzing trace with hash -811272931, now seen corresponding path program 19 times [2024-04-27 09:20:07,978 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:07,978 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:07,982 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,009 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:08,010 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,010 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,013 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,035 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:08,137 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:08,137 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:08,167 INFO L85 PathProgramCache]: Analyzing trace with hash -811272931, now seen corresponding path program 20 times [2024-04-27 09:20:08,167 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,167 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,171 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,261 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:08,261 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,261 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,288 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:08,382 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:08,382 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:08,411 INFO L85 PathProgramCache]: Analyzing trace with hash 620343015, now seen corresponding path program 19 times [2024-04-27 09:20:08,412 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,412 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,416 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,438 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:08,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,439 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,442 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,469 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:08,553 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:08,554 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:08,579 INFO L85 PathProgramCache]: Analyzing trace with hash 620343015, now seen corresponding path program 20 times [2024-04-27 09:20:08,579 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,579 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,583 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,608 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:08,608 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,608 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,612 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,639 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:08,727 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:08,727 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:08,756 INFO L85 PathProgramCache]: Analyzing trace with hash 2050764409, now seen corresponding path program 17 times [2024-04-27 09:20:08,756 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,756 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,760 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,785 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:08,785 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,785 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,789 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,811 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:08,901 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:08,901 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:08,922 INFO L85 PathProgramCache]: Analyzing trace with hash 2050764409, now seen corresponding path program 18 times [2024-04-27 09:20:08,922 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,922 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,926 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,948 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:08,949 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:08,949 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:08,952 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:08,975 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:09,061 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:09,061 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:09,081 INFO L85 PathProgramCache]: Analyzing trace with hash -811272930, now seen corresponding path program 71 times [2024-04-27 09:20:09,081 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,081 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,085 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,104 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:09,104 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,104 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,107 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,126 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:09,215 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:09,215 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:09,242 INFO L85 PathProgramCache]: Analyzing trace with hash -811272930, now seen corresponding path program 72 times [2024-04-27 09:20:09,242 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,242 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,246 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,268 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:09,268 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,268 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,272 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,299 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:09,383 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:09,383 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:09,405 INFO L85 PathProgramCache]: Analyzing trace with hash -811272930, now seen corresponding path program 73 times [2024-04-27 09:20:09,405 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,405 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,409 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,429 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 14 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:09,429 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,429 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,452 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 14 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:09,540 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:09,540 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:09,568 INFO L85 PathProgramCache]: Analyzing trace with hash -811272930, now seen corresponding path program 74 times [2024-04-27 09:20:09,568 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,568 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,572 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,596 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:09,596 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,596 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,600 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,622 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:09,709 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:09,710 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:09,738 INFO L85 PathProgramCache]: Analyzing trace with hash 620343047, now seen corresponding path program 75 times [2024-04-27 09:20:09,738 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,738 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,742 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,822 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:09,822 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,822 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,827 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:09,855 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 13 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:09,950 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:09,950 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:09,974 INFO L85 PathProgramCache]: Analyzing trace with hash 620343047, now seen corresponding path program 76 times [2024-04-27 09:20:09,974 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:09,974 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:09,979 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,008 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:10,008 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,008 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,013 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,042 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:10,143 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:10,143 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:10,170 INFO L85 PathProgramCache]: Analyzing trace with hash -2063285494, now seen corresponding path program 77 times [2024-04-27 09:20:10,170 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,170 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,176 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,208 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:10,208 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,208 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,219 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,252 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:10,349 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:10,350 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:10,376 INFO L85 PathProgramCache]: Analyzing trace with hash 462659238, now seen corresponding path program 5 times [2024-04-27 09:20:10,376 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,376 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,383 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,415 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:10,415 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,415 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,420 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,448 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:10,545 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:10,546 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:10,568 INFO L85 PathProgramCache]: Analyzing trace with hash 1457534604, now seen corresponding path program 5 times [2024-04-27 09:20:10,568 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,568 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,573 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,599 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:10,599 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,600 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,605 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,631 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:10,716 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:10,716 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:10,749 INFO L85 PathProgramCache]: Analyzing trace with hash 462659239, now seen corresponding path program 78 times [2024-04-27 09:20:10,749 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,749 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,758 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:10,758 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:10,762 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:10,851 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:10,851 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:10,891 INFO L85 PathProgramCache]: Analyzing trace with hash 462659239, now seen corresponding path program 79 times [2024-04-27 09:20:10,892 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,892 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,898 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,926 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:10,926 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:10,926 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:10,932 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:10,963 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:11,064 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:11,064 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:11,100 INFO L85 PathProgramCache]: Analyzing trace with hash 764726377, now seen corresponding path program 80 times [2024-04-27 09:20:11,100 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:11,100 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:11,105 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:11,129 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:11,130 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:11,130 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:11,134 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:11,159 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 12 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:11,251 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:11,252 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:11,273 INFO L85 PathProgramCache]: Analyzing trace with hash 764726377, now seen corresponding path program 81 times [2024-04-27 09:20:11,273 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:11,274 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:11,278 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:11,303 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:11,304 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:11,304 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:11,308 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:11,333 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:11,422 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:11,422 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:11,461 INFO L85 PathProgramCache]: Analyzing trace with hash 2056321822, now seen corresponding path program 82 times [2024-04-27 09:20:11,461 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:11,461 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:11,467 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:11,467 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:11,471 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:11,557 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:11,557 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:11,586 INFO L85 PathProgramCache]: Analyzing trace with hash 440318336, now seen corresponding path program 83 times [2024-04-27 09:20:11,586 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:11,586 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:11,592 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:11,592 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:11,596 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:11,689 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:11,690 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:11,721 INFO L85 PathProgramCache]: Analyzing trace with hash 764966636, now seen corresponding path program 5 times [2024-04-27 09:20:11,721 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:11,721 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:11,728 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:11,728 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:11,733 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:11,823 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:11,823 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:11,921 INFO L85 PathProgramCache]: Analyzing trace with hash -2055837950, now seen corresponding path program 4 times [2024-04-27 09:20:11,921 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:11,921 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:11,928 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:11,928 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:11,932 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,026 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:12,026 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:12,045 INFO L85 PathProgramCache]: Analyzing trace with hash 764966637, now seen corresponding path program 84 times [2024-04-27 09:20:12,045 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:12,045 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:12,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,051 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:12,055 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,143 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:12,143 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:12,229 INFO L85 PathProgramCache]: Analyzing trace with hash 764966637, now seen corresponding path program 85 times [2024-04-27 09:20:12,229 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:12,229 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:12,234 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:12,259 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 5 proven. 7 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:12,260 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:12,260 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:12,264 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:12,289 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 5 proven. 7 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:12,376 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:12,377 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:12,411 INFO L85 PathProgramCache]: Analyzing trace with hash -2055837918, now seen corresponding path program 86 times [2024-04-27 09:20:12,411 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:12,411 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:12,418 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,418 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:12,423 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,524 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:12,525 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:12,570 INFO L85 PathProgramCache]: Analyzing trace with hash -551188992, now seen corresponding path program 5 times [2024-04-27 09:20:12,571 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:12,571 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:12,576 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,576 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:12,578 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,686 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:12,687 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:12,724 INFO L85 PathProgramCache]: Analyzing trace with hash 93010538, now seen corresponding path program 5 times [2024-04-27 09:20:12,724 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:12,724 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:12,729 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,729 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:12,732 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,824 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:12,825 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:12,858 INFO L85 PathProgramCache]: Analyzing trace with hash -551188991, now seen corresponding path program 87 times [2024-04-27 09:20:12,859 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:12,859 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:12,864 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,864 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:12,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:12,960 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:12,961 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:12,988 INFO L85 PathProgramCache]: Analyzing trace with hash -551188991, now seen corresponding path program 88 times [2024-04-27 09:20:12,988 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:12,988 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:12,992 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:13,014 INFO L134 CoverageAnalysis]: Checked inductivity of 16 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:13,014 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:13,015 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:13,018 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:13,040 INFO L134 CoverageAnalysis]: Checked inductivity of 16 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:13,131 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:13,132 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:13,165 INFO L85 PathProgramCache]: Analyzing trace with hash -505600949, now seen corresponding path program 89 times [2024-04-27 09:20:13,165 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:13,165 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:13,169 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:13,183 INFO L134 CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:13,184 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:13,184 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:13,190 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:13,205 INFO L134 CoverageAnalysis]: Checked inductivity of 16 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:13,295 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:13,295 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:13,323 INFO L85 PathProgramCache]: Analyzing trace with hash -505600949, now seen corresponding path program 90 times [2024-04-27 09:20:13,323 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:13,323 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:13,329 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:13,330 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:13,332 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:13,672 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:13,673 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:13,705 INFO L85 PathProgramCache]: Analyzing trace with hash -551204305, now seen corresponding path program 91 times [2024-04-27 09:20:13,705 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:13,705 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:13,709 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:13,730 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 12 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:13,730 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:13,731 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:13,734 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:13,755 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 2 proven. 12 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:13,856 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:13,856 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:13,879 INFO L85 PathProgramCache]: Analyzing trace with hash -551204305, now seen corresponding path program 92 times [2024-04-27 09:20:13,879 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:13,879 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:13,883 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:13,906 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:13,906 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:13,906 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:13,910 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:13,938 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:14,025 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:14,026 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:16,068 INFO L85 PathProgramCache]: Analyzing trace with hash 942489590, now seen corresponding path program 6 times [2024-04-27 09:20:16,069 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:16,069 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:16,072 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:16,268 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:16,268 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:16,268 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:16,272 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:16,298 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:16,392 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:16,393 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:16,461 INFO L85 PathProgramCache]: Analyzing trace with hash -848180330, now seen corresponding path program 6 times [2024-04-27 09:20:16,461 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:16,461 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:16,465 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:16,466 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:16,467 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:16,571 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:16,571 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:16,606 INFO L85 PathProgramCache]: Analyzing trace with hash -523786348, now seen corresponding path program 6 times [2024-04-27 09:20:16,607 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:16,607 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:16,611 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:16,611 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:16,613 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:16,784 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:16,785 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:16,817 INFO L85 PathProgramCache]: Analyzing trace with hash -848180329, now seen corresponding path program 93 times [2024-04-27 09:20:16,817 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:16,817 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:16,821 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:16,821 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:16,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:16,910 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:16,911 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:16,942 INFO L85 PathProgramCache]: Analyzing trace with hash -848180329, now seen corresponding path program 94 times [2024-04-27 09:20:16,943 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:16,943 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:16,946 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:16,964 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 2 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:16,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:16,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:16,968 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:16,985 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 2 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:17,083 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:17,083 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:17,118 INFO L85 PathProgramCache]: Analyzing trace with hash 1701908800, now seen corresponding path program 6 times [2024-04-27 09:20:17,118 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,118 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,121 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:17,135 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:17,135 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,135 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:17,152 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:17,239 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:17,240 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:17,261 INFO L85 PathProgramCache]: Analyzing trace with hash 1219565362, now seen corresponding path program 6 times [2024-04-27 09:20:17,261 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,262 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:17,278 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:17,278 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,278 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,281 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:17,294 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:17,382 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:17,382 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:17,412 INFO L85 PathProgramCache]: Analyzing trace with hash 1701908801, now seen corresponding path program 95 times [2024-04-27 09:20:17,412 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,412 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,416 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:17,416 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:17,417 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:17,507 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:17,507 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:17,557 INFO L85 PathProgramCache]: Analyzing trace with hash 1701908801, now seen corresponding path program 96 times [2024-04-27 09:20:17,557 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,557 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:17,561 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:17,562 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:17,655 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:17,655 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:17,692 INFO L85 PathProgramCache]: Analyzing trace with hash -802836264, now seen corresponding path program 1 times [2024-04-27 09:20:17,693 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:17,702 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:17,702 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,702 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,713 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:17,721 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:17,816 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:17,816 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:17,837 INFO L85 PathProgramCache]: Analyzing trace with hash 1521936294, now seen corresponding path program 1 times [2024-04-27 09:20:17,837 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:17,837 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:17,840 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:17,840 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:20:17,841 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:20:17,993 INFO L349 Elim1Store]: treesize reduction 12, result has 52.0 percent of original size [2024-04-27 09:20:17,993 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 3 select indices, 3 select index equivalence classes, 0 disjoint index pairs (out of 3 index pairs), introduced 3 new quantified variables, introduced 3 case distinctions, treesize of input 50 treesize of output 50 [2024-04-27 09:20:18,135 INFO L85 PathProgramCache]: Analyzing trace with hash -2000266486, now seen corresponding path program 1 times [2024-04-27 09:20:18,135 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:18,136 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:18,140 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:18,142 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:18,142 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:18,142 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:18,144 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:18,146 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:18,146 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2024-04-27 09:20:18,153 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=504, Invalid=7868, Unknown=0, NotChecked=0, Total=8372 [2024-04-27 09:20:18,352 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:18,353 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:20,458 INFO L85 PathProgramCache]: Analyzing trace with hash -1091384554, now seen corresponding path program 2 times [2024-04-27 09:20:20,458 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:20,458 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:20,461 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:20,469 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:20,470 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:20,470 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:20,472 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:20,481 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:20,593 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:20,593 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:20,665 INFO L85 PathProgramCache]: Analyzing trace with hash -832419688, now seen corresponding path program 2 times [2024-04-27 09:20:20,665 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:20,665 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:20,668 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:20,677 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:20,677 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:20,677 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:20,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:20,688 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:20,824 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:20,825 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:20,901 INFO L85 PathProgramCache]: Analyzing trace with hash -35115144, now seen corresponding path program 2 times [2024-04-27 09:20:20,902 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:20,902 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:20,905 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:20,913 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:20,913 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:20,913 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:20,916 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:20,924 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:21,045 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:21,045 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:21,144 INFO L85 PathProgramCache]: Analyzing trace with hash -1966514822, now seen corresponding path program 2 times [2024-04-27 09:20:21,144 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,144 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:21,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:21,154 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:21,155 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,155 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:21,157 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:21,165 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:21,272 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:21,273 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:21,381 INFO L85 PathProgramCache]: Analyzing trace with hash 1752217120, now seen corresponding path program 3 times [2024-04-27 09:20:21,381 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,381 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:21,384 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:21,393 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:21,394 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,394 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:21,397 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:21,406 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:21,504 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:21,505 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:21,560 INFO L85 PathProgramCache]: Analyzing trace with hash -1061862638, now seen corresponding path program 4 times [2024-04-27 09:20:21,560 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,560 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:21,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:21,571 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:21,572 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,572 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:21,574 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:21,582 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:21,774 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:21,775 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:21,822 INFO L85 PathProgramCache]: Analyzing trace with hash 1441551746, now seen corresponding path program 3 times [2024-04-27 09:20:21,823 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,823 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:21,826 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:21,834 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:21,835 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,835 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:21,838 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:21,846 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:21,943 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:21,943 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:21,997 INFO L85 PathProgramCache]: Analyzing trace with hash -34254092, now seen corresponding path program 4 times [2024-04-27 09:20:21,997 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:21,997 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,000 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,008 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:22,008 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,008 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,011 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,018 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:22,123 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:22,123 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:22,176 INFO L85 PathProgramCache]: Analyzing trace with hash -1061831886, now seen corresponding path program 15 times [2024-04-27 09:20:22,177 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,177 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,180 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,188 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:22,188 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,192 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,200 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:22,311 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:22,312 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:22,374 INFO L85 PathProgramCache]: Analyzing trace with hash 1781777556, now seen corresponding path program 16 times [2024-04-27 09:20:22,375 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,375 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,378 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,474 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:22,475 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,475 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,479 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,487 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:22,593 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:22,593 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:22,647 INFO L85 PathProgramCache]: Analyzing trace with hash -351868020, now seen corresponding path program 17 times [2024-04-27 09:20:22,647 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,647 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,660 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:22,660 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,661 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,664 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,673 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:22,776 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:22,776 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:22,815 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993380, now seen corresponding path program 2 times [2024-04-27 09:20:22,816 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,816 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,819 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,833 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:22,833 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:22,833 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:22,837 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:22,847 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:22,961 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:22,961 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:23,028 INFO L85 PathProgramCache]: Analyzing trace with hash 1157252750, now seen corresponding path program 2 times [2024-04-27 09:20:23,028 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,028 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,032 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,041 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,041 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,041 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,044 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,053 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,156 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:23,156 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:23,234 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993381, now seen corresponding path program 18 times [2024-04-27 09:20:23,235 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,235 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,238 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,247 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,247 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,247 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,250 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,259 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,360 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:23,361 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:23,470 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993381, now seen corresponding path program 19 times [2024-04-27 09:20:23,470 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,470 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,474 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,483 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,483 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,483 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,495 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,602 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:23,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:23,644 INFO L85 PathProgramCache]: Analyzing trace with hash -565539929, now seen corresponding path program 20 times [2024-04-27 09:20:23,644 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,644 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,648 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,656 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,657 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,657 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,660 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,668 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,774 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:23,774 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:23,843 INFO L85 PathProgramCache]: Analyzing trace with hash -565539929, now seen corresponding path program 21 times [2024-04-27 09:20:23,843 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,843 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,855 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,855 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:23,855 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:23,859 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:23,867 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:23,975 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:23,975 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:24,035 INFO L85 PathProgramCache]: Analyzing trace with hash 1162319158, now seen corresponding path program 22 times [2024-04-27 09:20:24,035 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:24,036 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:24,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:24,048 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:20:24,048 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:24,048 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:24,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:24,060 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:20:24,166 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:24,166 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:26,223 INFO L85 PathProgramCache]: Analyzing trace with hash -351862736, now seen corresponding path program 23 times [2024-04-27 09:20:26,223 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:26,223 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:26,227 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:26,236 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:26,236 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:26,236 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:26,239 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:26,248 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:26,357 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:26,357 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:26,417 INFO L85 PathProgramCache]: Analyzing trace with hash -599470504, now seen corresponding path program 2 times [2024-04-27 09:20:26,418 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:26,418 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:26,421 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:26,429 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:26,429 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:26,430 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:26,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:26,441 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:26,647 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:26,647 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:26,727 INFO L85 PathProgramCache]: Analyzing trace with hash -1403716330, now seen corresponding path program 2 times [2024-04-27 09:20:26,728 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:26,728 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:26,731 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:26,739 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:26,740 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:26,740 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:26,743 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:26,752 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:26,876 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:26,877 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:26,955 INFO L85 PathProgramCache]: Analyzing trace with hash -599470503, now seen corresponding path program 24 times [2024-04-27 09:20:26,955 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:26,955 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:26,959 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:26,969 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:26,970 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:26,970 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:26,973 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:26,982 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:27,091 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:27,091 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:27,875 INFO L85 PathProgramCache]: Analyzing trace with hash -599470503, now seen corresponding path program 25 times [2024-04-27 09:20:27,875 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:27,876 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:27,879 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:27,888 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:27,888 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:27,888 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:27,892 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:27,901 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:28,012 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:28,013 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:28,081 INFO L85 PathProgramCache]: Analyzing trace with hash -1403716298, now seen corresponding path program 26 times [2024-04-27 09:20:28,081 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,081 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,084 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,093 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:28,093 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,093 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,097 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,106 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:28,227 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:28,227 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:28,279 INFO L85 PathProgramCache]: Analyzing trace with hash -362710508, now seen corresponding path program 27 times [2024-04-27 09:20:28,279 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,280 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,285 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,294 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:28,295 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,295 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,300 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,309 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:20:28,429 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:28,430 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:28,475 INFO L85 PathProgramCache]: Analyzing trace with hash -1403727842, now seen corresponding path program 28 times [2024-04-27 09:20:28,475 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,475 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,479 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,488 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:28,488 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,488 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,492 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,500 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:28,617 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:28,617 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:28,679 INFO L85 PathProgramCache]: Analyzing trace with hash 23990200, now seen corresponding path program 2 times [2024-04-27 09:20:28,682 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,682 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,685 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,693 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:28,693 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,704 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:28,818 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:28,819 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:28,864 INFO L85 PathProgramCache]: Analyzing trace with hash -1966453318, now seen corresponding path program 2 times [2024-04-27 09:20:28,865 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,865 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,868 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,878 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:28,878 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:28,878 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:28,881 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:28,888 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:28,999 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:29,000 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:29,065 INFO L85 PathProgramCache]: Analyzing trace with hash -830419306, now seen corresponding path program 2 times [2024-04-27 09:20:29,065 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,065 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,068 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,076 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:29,076 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,076 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,079 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,086 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:29,195 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:29,195 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:29,254 INFO L85 PathProgramCache]: Analyzing trace with hash -2003096552, now seen corresponding path program 2 times [2024-04-27 09:20:29,254 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,254 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,257 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,265 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:29,265 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,265 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,268 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,277 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:29,375 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:29,375 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:29,530 INFO L85 PathProgramCache]: Analyzing trace with hash -114468286, now seen corresponding path program 3 times [2024-04-27 09:20:29,531 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,531 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,534 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,543 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:29,543 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,543 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,547 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,557 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:29,653 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:29,653 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:29,705 INFO L85 PathProgramCache]: Analyzing trace with hash 53512116, now seen corresponding path program 4 times [2024-04-27 09:20:29,706 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,706 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,709 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,720 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:29,721 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,721 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,723 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,731 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:29,847 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:29,847 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:29,924 INFO L85 PathProgramCache]: Analyzing trace with hash 1658430752, now seen corresponding path program 3 times [2024-04-27 09:20:29,925 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,925 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,928 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,936 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:29,936 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:29,936 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:29,939 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:29,948 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:30,047 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:30,047 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:30,088 INFO L85 PathProgramCache]: Analyzing trace with hash -829558254, now seen corresponding path program 4 times [2024-04-27 09:20:30,088 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:30,088 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:30,091 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:30,101 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:30,101 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:30,101 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:30,104 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:30,114 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:30,353 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:30,354 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:30,426 INFO L85 PathProgramCache]: Analyzing trace with hash 611292, now seen corresponding path program 15 times [2024-04-27 09:20:30,426 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:30,426 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:30,430 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:30,438 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:30,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:30,438 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:30,441 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:30,450 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:30,562 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:30,562 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:30,646 INFO L85 PathProgramCache]: Analyzing trace with hash -84915490, now seen corresponding path program 16 times [2024-04-27 09:20:30,646 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:30,646 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:30,649 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:30,749 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:30,750 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:30,750 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:30,753 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:30,766 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:30,864 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:30,864 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:30,969 INFO L85 PathProgramCache]: Analyzing trace with hash 53542868, now seen corresponding path program 17 times [2024-04-27 09:20:30,969 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:30,970 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:30,973 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:30,981 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:30,981 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:30,981 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:30,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:30,994 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:31,105 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:31,105 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:31,148 INFO L85 PathProgramCache]: Analyzing trace with hash -84907850, now seen corresponding path program 18 times [2024-04-27 09:20:31,148 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:31,148 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:31,152 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:31,161 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:31,161 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:31,161 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:31,165 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:31,174 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:31,269 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:31,270 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:31,321 INFO L85 PathProgramCache]: Analyzing trace with hash -961499474, now seen corresponding path program 19 times [2024-04-27 09:20:31,321 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:31,321 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:31,325 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:31,334 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:31,334 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:31,334 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:31,337 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:31,346 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:31,447 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:31,447 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:31,489 INFO L85 PathProgramCache]: Analyzing trace with hash 258287490, now seen corresponding path program 2 times [2024-04-27 09:20:31,490 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:31,490 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:31,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:31,502 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:31,502 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:31,502 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:31,505 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:31,514 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:31,610 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:31,610 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:33,673 INFO L85 PathProgramCache]: Analyzing trace with hash -583022288, now seen corresponding path program 2 times [2024-04-27 09:20:33,673 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:33,673 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:33,677 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:33,686 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:33,686 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:33,686 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:33,690 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:33,699 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:33,811 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:33,811 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:35,875 INFO L85 PathProgramCache]: Analyzing trace with hash 258287491, now seen corresponding path program 20 times [2024-04-27 09:20:35,875 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:35,875 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:35,879 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:35,889 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:35,889 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:35,889 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:35,892 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:35,901 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:36,015 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:36,016 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:36,063 INFO L85 PathProgramCache]: Analyzing trace with hash 258287491, now seen corresponding path program 21 times [2024-04-27 09:20:36,063 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:36,063 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:36,067 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:36,076 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:36,076 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:36,076 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:36,079 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:36,089 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:36,200 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:36,200 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:38,262 INFO L85 PathProgramCache]: Analyzing trace with hash 246078533, now seen corresponding path program 22 times [2024-04-27 09:20:38,262 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:38,263 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:38,266 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:38,278 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:38,278 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:38,278 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:38,281 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:38,292 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:38,396 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:38,396 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:38,474 INFO L85 PathProgramCache]: Analyzing trace with hash 246078533, now seen corresponding path program 23 times [2024-04-27 09:20:38,474 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:38,474 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:38,478 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:38,487 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:38,487 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:38,487 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:38,490 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:38,499 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:38,608 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:38,608 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:38,670 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824054, now seen corresponding path program 2 times [2024-04-27 09:20:38,670 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:38,670 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:38,673 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:38,682 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:38,682 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:38,682 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:38,685 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:38,694 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:38,800 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:38,801 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:38,861 INFO L85 PathProgramCache]: Analyzing trace with hash 7938232, now seen corresponding path program 2 times [2024-04-27 09:20:38,861 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:38,862 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:38,865 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:38,873 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:38,873 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:38,873 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:38,876 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:38,884 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:38,989 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:38,990 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:40,230 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824055, now seen corresponding path program 24 times [2024-04-27 09:20:40,230 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:40,230 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:40,235 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:40,248 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:40,248 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:40,248 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:40,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:40,267 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:40,392 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:40,393 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:40,486 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824055, now seen corresponding path program 25 times [2024-04-27 09:20:40,486 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:40,486 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:40,490 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:40,501 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:40,501 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:40,501 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:40,505 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:40,515 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:40,639 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:40,639 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:40,712 INFO L85 PathProgramCache]: Analyzing trace with hash 7938264, now seen corresponding path program 26 times [2024-04-27 09:20:40,712 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:40,712 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:40,717 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:40,727 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:40,728 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:40,728 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:40,732 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:40,742 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:40,856 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:40,856 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:40,927 INFO L85 PathProgramCache]: Analyzing trace with hash -972341962, now seen corresponding path program 27 times [2024-04-27 09:20:40,927 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:40,927 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:40,931 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:40,944 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:40,944 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:40,944 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:40,950 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:40,962 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:41,077 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:41,077 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:41,130 INFO L85 PathProgramCache]: Analyzing trace with hash 7926720, now seen corresponding path program 28 times [2024-04-27 09:20:41,130 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,130 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,134 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,145 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:41,145 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,145 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,149 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,160 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:41,298 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:41,298 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:41,345 INFO L85 PathProgramCache]: Analyzing trace with hash 133906032, now seen corresponding path program 4 times [2024-04-27 09:20:41,345 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,345 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,349 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,359 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:41,359 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,359 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,362 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,372 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:41,473 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:41,473 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:41,519 INFO L85 PathProgramCache]: Analyzing trace with hash 1765500510, now seen corresponding path program 5 times [2024-04-27 09:20:41,520 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,520 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,523 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,536 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:41,536 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,536 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,539 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,548 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:41,652 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:41,652 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:41,697 INFO L85 PathProgramCache]: Analyzing trace with hash -1104742204, now seen corresponding path program 4 times [2024-04-27 09:20:41,697 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,697 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,700 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,710 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:41,710 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,710 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,713 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,723 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:41,822 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:41,822 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:41,869 INFO L85 PathProgramCache]: Analyzing trace with hash 1442424242, now seen corresponding path program 5 times [2024-04-27 09:20:41,869 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,869 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,872 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,882 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:41,882 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:41,883 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:41,886 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:41,895 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:41,996 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:41,996 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:42,048 INFO L85 PathProgramCache]: Analyzing trace with hash 1765629524, now seen corresponding path program 4 times [2024-04-27 09:20:42,048 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:42,048 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:42,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:42,061 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:42,061 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:42,061 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:42,065 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:42,075 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:42,187 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:42,187 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:42,525 INFO L85 PathProgramCache]: Analyzing trace with hash 462171970, now seen corresponding path program 5 times [2024-04-27 09:20:42,525 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:42,526 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:42,529 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:42,538 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:42,538 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:42,538 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:42,541 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:42,550 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:42,661 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:42,662 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:42,708 INFO L85 PathProgramCache]: Analyzing trace with hash 1442454994, now seen corresponding path program 13 times [2024-04-27 09:20:42,708 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:42,708 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:42,711 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:42,719 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:42,720 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:42,720 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:42,723 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:42,731 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:42,830 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:42,830 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:42,900 INFO L85 PathProgramCache]: Analyzing trace with hash 1835576456, now seen corresponding path program 14 times [2024-04-27 09:20:42,900 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:42,900 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:42,904 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:42,916 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:42,917 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:42,917 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:42,920 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:42,933 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:43,042 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:43,043 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:45,111 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295392, now seen corresponding path program 2 times [2024-04-27 09:20:45,111 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:45,111 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:45,115 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:45,128 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:45,128 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:45,128 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:45,131 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:45,144 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:45,253 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:45,253 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:45,313 INFO L85 PathProgramCache]: Analyzing trace with hash -1242581110, now seen corresponding path program 2 times [2024-04-27 09:20:45,314 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:45,314 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:45,317 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:45,330 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:45,330 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:45,330 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:45,334 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:45,346 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:45,443 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:45,444 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:45,495 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295393, now seen corresponding path program 15 times [2024-04-27 09:20:45,495 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:45,495 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:45,499 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:45,571 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:45,571 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:45,571 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:45,575 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:45,586 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:45,686 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:45,686 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:45,832 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295393, now seen corresponding path program 16 times [2024-04-27 09:20:45,833 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:45,833 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:45,837 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:45,848 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:45,848 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:45,848 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:45,852 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:45,866 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:46,057 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:46,058 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:46,103 INFO L85 PathProgramCache]: Analyzing trace with hash 1029043471, now seen corresponding path program 17 times [2024-04-27 09:20:46,104 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,104 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,107 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,119 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:46,120 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,120 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,123 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,135 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:46,254 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:46,254 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:46,306 INFO L85 PathProgramCache]: Analyzing trace with hash 1029043471, now seen corresponding path program 18 times [2024-04-27 09:20:46,306 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,306 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,309 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,323 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:46,323 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,323 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,327 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,340 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:46,453 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:46,453 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:46,500 INFO L85 PathProgramCache]: Analyzing trace with hash -1235012236, now seen corresponding path program 19 times [2024-04-27 09:20:46,500 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,500 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,504 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,513 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:46,513 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,513 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,517 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,526 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:46,626 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:46,626 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:46,676 INFO L85 PathProgramCache]: Analyzing trace with hash 1835584322, now seen corresponding path program 20 times [2024-04-27 09:20:46,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,688 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:46,689 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,689 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,692 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,701 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:46,799 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:46,799 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:46,843 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431952, now seen corresponding path program 6 times [2024-04-27 09:20:46,843 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,843 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,855 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:46,855 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:46,855 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:46,858 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:46,867 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:46,968 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:46,968 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:47,013 INFO L85 PathProgramCache]: Analyzing trace with hash -1075184236, now seen corresponding path program 6 times [2024-04-27 09:20:47,013 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,013 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,017 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,028 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:47,028 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,029 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,032 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,040 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:47,137 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:47,138 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:47,237 INFO L85 PathProgramCache]: Analyzing trace with hash 1029027180, now seen corresponding path program 6 times [2024-04-27 09:20:47,237 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,237 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,240 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,249 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:47,249 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,249 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,260 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:47,359 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:47,359 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:47,392 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431953, now seen corresponding path program 21 times [2024-04-27 09:20:47,392 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,392 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,395 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,404 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:47,404 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,404 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,407 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,416 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:47,515 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:47,515 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:47,561 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431953, now seen corresponding path program 22 times [2024-04-27 09:20:47,561 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,561 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,564 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,576 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:47,576 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,576 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,579 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,591 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:47,690 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:47,691 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:47,737 INFO L85 PathProgramCache]: Analyzing trace with hash -1074943942, now seen corresponding path program 23 times [2024-04-27 09:20:47,738 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,738 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,741 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,751 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:47,752 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,752 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,755 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:47,765 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:47,864 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:47,864 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:47,911 INFO L85 PathProgramCache]: Analyzing trace with hash 1442455228, now seen corresponding path program 24 times [2024-04-27 09:20:47,912 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:47,912 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:47,915 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,006 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:48,006 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,006 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,009 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,021 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:48,128 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:48,128 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:48,171 INFO L85 PathProgramCache]: Analyzing trace with hash -802867016, now seen corresponding path program 3 times [2024-04-27 09:20:48,171 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,171 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,174 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,182 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:48,182 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,182 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,185 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,192 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:48,293 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:48,294 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:48,338 INFO L85 PathProgramCache]: Analyzing trace with hash 1538914140, now seen corresponding path program 4 times [2024-04-27 09:20:48,339 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,339 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,342 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,349 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:48,349 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,352 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,360 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:48,481 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:48,482 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:48,527 INFO L85 PathProgramCache]: Analyzing trace with hash -866061426, now seen corresponding path program 4 times [2024-04-27 09:20:48,527 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,527 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,531 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,541 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:48,541 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,541 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,544 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,554 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:48,658 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:48,658 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:48,730 INFO L85 PathProgramCache]: Analyzing trace with hash -148387076, now seen corresponding path program 5 times [2024-04-27 09:20:48,731 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,731 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,734 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,743 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:48,744 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,744 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,747 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,756 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:48,873 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:48,873 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:48,951 INFO L85 PathProgramCache]: Analyzing trace with hash -305715226, now seen corresponding path program 4 times [2024-04-27 09:20:48,951 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,951 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,955 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,964 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:48,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:48,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:48,968 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:48,978 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:49,095 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:49,095 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:49,151 INFO L85 PathProgramCache]: Analyzing trace with hash 549401940, now seen corresponding path program 5 times [2024-04-27 09:20:49,152 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,152 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,155 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,165 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:49,241 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,241 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,255 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,265 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:49,366 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:49,366 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:49,412 INFO L85 PathProgramCache]: Analyzing trace with hash -148258062, now seen corresponding path program 4 times [2024-04-27 09:20:49,412 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,412 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,415 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,425 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:49,425 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,425 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,428 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,438 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:49,536 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:49,536 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:49,581 INFO L85 PathProgramCache]: Analyzing trace with hash 1541743456, now seen corresponding path program 5 times [2024-04-27 09:20:49,581 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,582 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,585 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,594 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:49,594 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,594 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,597 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,606 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:20:49,706 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:49,706 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:49,748 INFO L85 PathProgramCache]: Analyzing trace with hash 549432692, now seen corresponding path program 13 times [2024-04-27 09:20:49,749 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,749 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,752 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,760 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:49,760 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,760 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,763 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,770 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:49,865 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:49,865 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:49,898 INFO L85 PathProgramCache]: Analyzing trace with hash 901356330, now seen corresponding path program 14 times [2024-04-27 09:20:49,899 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,899 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,902 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,912 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:49,912 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:49,912 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:49,916 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:49,925 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:50,037 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:50,037 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:50,083 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724738, now seen corresponding path program 2 times [2024-04-27 09:20:50,083 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,083 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,086 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,096 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:50,096 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,096 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,100 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,109 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:50,219 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:50,220 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:50,284 INFO L85 PathProgramCache]: Analyzing trace with hash -1379957332, now seen corresponding path program 2 times [2024-04-27 09:20:50,284 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,284 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,287 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,300 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:50,300 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,301 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,304 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,317 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:50,416 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:50,416 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:50,465 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724737, now seen corresponding path program 15 times [2024-04-27 09:20:50,466 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,466 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,469 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,480 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:50,480 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,481 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,484 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,495 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:50,595 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:50,595 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:50,640 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724737, now seen corresponding path program 16 times [2024-04-27 09:20:50,641 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,641 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,644 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,655 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:50,655 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,655 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,659 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,670 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:50,768 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:50,768 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:50,813 INFO L85 PathProgramCache]: Analyzing trace with hash 29076013, now seen corresponding path program 17 times [2024-04-27 09:20:50,813 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,813 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,816 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,837 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:50,837 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,837 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:50,841 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:50,852 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:50,951 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:50,951 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:50,996 INFO L85 PathProgramCache]: Analyzing trace with hash 29076013, now seen corresponding path program 18 times [2024-04-27 09:20:50,996 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:50,996 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,001 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,014 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:51,015 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,015 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,018 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,031 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:51,155 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:51,156 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:51,211 INFO L85 PathProgramCache]: Analyzing trace with hash -1372388458, now seen corresponding path program 19 times [2024-04-27 09:20:51,211 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,211 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,215 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,224 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:51,224 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,225 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,228 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,237 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:51,351 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:51,351 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:51,401 INFO L85 PathProgramCache]: Analyzing trace with hash 901364196, now seen corresponding path program 20 times [2024-04-27 09:20:51,401 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,401 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,406 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,417 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:51,417 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,417 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,422 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,433 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:51,541 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:51,542 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:51,618 INFO L85 PathProgramCache]: Analyzing trace with hash -147455634, now seen corresponding path program 6 times [2024-04-27 09:20:51,618 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,618 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,622 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,631 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:51,631 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,631 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,643 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:51,754 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:51,755 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:51,804 INFO L85 PathProgramCache]: Analyzing trace with hash -276157258, now seen corresponding path program 6 times [2024-04-27 09:20:51,804 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,804 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,808 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,816 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:51,816 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:51,816 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:51,820 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:51,829 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:51,967 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:51,967 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:52,017 INFO L85 PathProgramCache]: Analyzing trace with hash 29059722, now seen corresponding path program 6 times [2024-04-27 09:20:52,018 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:52,018 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:52,021 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:52,029 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:52,030 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:52,030 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:52,033 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:52,042 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:52,151 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:52,152 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:52,188 INFO L85 PathProgramCache]: Analyzing trace with hash -147455633, now seen corresponding path program 21 times [2024-04-27 09:20:52,188 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:52,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:52,192 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:52,203 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:52,203 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:52,203 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:52,207 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:52,216 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:52,325 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:52,326 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:52,457 INFO L85 PathProgramCache]: Analyzing trace with hash -147455633, now seen corresponding path program 22 times [2024-04-27 09:20:52,457 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:52,457 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:52,461 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:52,478 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:52,478 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:52,478 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:52,481 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:52,495 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:52,598 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:52,598 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:53,117 INFO L85 PathProgramCache]: Analyzing trace with hash -275916964, now seen corresponding path program 23 times [2024-04-27 09:20:53,118 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:53,118 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:53,121 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:53,131 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:53,132 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:53,132 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:53,135 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:53,145 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:53,240 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:53,240 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:53,303 INFO L85 PathProgramCache]: Analyzing trace with hash 549432926, now seen corresponding path program 24 times [2024-04-27 09:20:53,303 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:53,304 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:53,307 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:53,318 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:53,318 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:53,318 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:53,321 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:53,333 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:20:53,442 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:53,443 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:20:53,509 INFO L85 PathProgramCache]: Analyzing trace with hash -1965561510, now seen corresponding path program 3 times [2024-04-27 09:20:53,509 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:53,510 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:53,512 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:53,522 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:53,523 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:53,523 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:53,526 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:53,533 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:53,630 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:53,631 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:53,943 INFO L85 PathProgramCache]: Analyzing trace with hash 881002366, now seen corresponding path program 4 times [2024-04-27 09:20:53,943 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:53,943 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:53,946 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:53,954 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:53,954 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:53,954 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:53,957 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:53,964 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:20:54,049 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:54,049 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:54,075 INFO L85 PathProgramCache]: Analyzing trace with hash -1794914828, now seen corresponding path program 4 times [2024-04-27 09:20:54,075 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,076 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,079 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,087 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:54,088 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,088 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,091 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,100 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:54,186 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:54,186 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:54,214 INFO L85 PathProgramCache]: Analyzing trace with hash 784723546, now seen corresponding path program 5 times [2024-04-27 09:20:54,215 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,215 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,218 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,226 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,226 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,226 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,229 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,238 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,325 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:54,325 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:54,346 INFO L85 PathProgramCache]: Analyzing trace with hash -1444057016, now seen corresponding path program 4 times [2024-04-27 09:20:54,346 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,347 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,350 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,359 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,359 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,359 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,362 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,371 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,457 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:54,457 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:54,483 INFO L85 PathProgramCache]: Analyzing trace with hash -251781714, now seen corresponding path program 5 times [2024-04-27 09:20:54,483 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,483 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,495 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,495 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,495 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,498 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,506 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,590 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:54,591 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:54,610 INFO L85 PathProgramCache]: Analyzing trace with hash 784852440, now seen corresponding path program 4 times [2024-04-27 09:20:54,611 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,611 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,614 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,623 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,623 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,623 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,626 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,635 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,722 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:54,722 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:54,748 INFO L85 PathProgramCache]: Analyzing trace with hash 1377351486, now seen corresponding path program 5 times [2024-04-27 09:20:54,748 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,748 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,751 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,759 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,759 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,759 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,762 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,784 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:54,869 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:54,869 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:54,899 INFO L85 PathProgramCache]: Analyzing trace with hash -1414504350, now seen corresponding path program 15 times [2024-04-27 09:20:54,900 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,900 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,903 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,912 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:20:54,912 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:54,912 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:54,916 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:54,925 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:20:55,018 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:55,018 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:55,048 INFO L85 PathProgramCache]: Analyzing trace with hash -2129011578, now seen corresponding path program 16 times [2024-04-27 09:20:55,048 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:55,048 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:55,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:55,060 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:55,060 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:55,060 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:55,063 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:55,072 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:55,158 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:55,158 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:55,189 INFO L85 PathProgramCache]: Analyzing trace with hash 1885347772, now seen corresponding path program 17 times [2024-04-27 09:20:55,190 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:55,190 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:55,193 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:55,203 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:55,204 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:55,204 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:55,208 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:55,217 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:55,311 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:55,312 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:55,349 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761108, now seen corresponding path program 2 times [2024-04-27 09:20:55,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:55,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:55,353 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:55,365 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:55,365 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:55,366 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:55,369 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:55,379 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:55,477 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:55,478 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:55,512 INFO L85 PathProgramCache]: Analyzing trace with hash -656986690, now seen corresponding path program 2 times [2024-04-27 09:20:55,513 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:55,513 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:55,516 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:55,526 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:55,526 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:55,526 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:55,530 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:55,540 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:55,626 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:55,626 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:57,663 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 18 times [2024-04-27 09:20:57,663 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:57,664 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:57,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:57,677 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:57,677 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:57,677 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:57,681 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:57,691 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:57,777 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:57,777 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:57,799 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 19 times [2024-04-27 09:20:57,800 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:57,800 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:57,803 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:57,814 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:57,814 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:57,815 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:57,818 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:57,832 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:57,933 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:57,933 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:20:57,964 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 20 times [2024-04-27 09:20:57,964 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:57,964 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:57,968 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:57,977 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:57,978 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:57,978 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:57,981 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:57,991 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:58,169 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:58,170 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:58,191 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 21 times [2024-04-27 09:20:58,191 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,191 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,195 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,204 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:58,204 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,204 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,208 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,217 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:58,304 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:58,304 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:58,332 INFO L85 PathProgramCache]: Analyzing trace with hash -649536984, now seen corresponding path program 22 times [2024-04-27 09:20:58,333 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,333 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,336 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,346 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:20:58,347 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,347 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,351 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,360 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:20:58,447 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:58,448 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:58,469 INFO L85 PathProgramCache]: Analyzing trace with hash 1885355518, now seen corresponding path program 23 times [2024-04-27 09:20:58,470 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,470 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,473 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,483 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:58,483 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,483 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,496 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:58,584 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:58,584 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:58,604 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849380, now seen corresponding path program 6 times [2024-04-27 09:20:58,605 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,605 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,617 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,626 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:58,627 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,627 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,630 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,639 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:58,727 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:58,727 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:58,754 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690424, now seen corresponding path program 6 times [2024-04-27 09:20:58,755 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,755 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,758 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,767 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:58,767 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,767 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,771 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,780 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:58,866 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:58,866 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:58,886 INFO L85 PathProgramCache]: Analyzing trace with hash -1601762760, now seen corresponding path program 6 times [2024-04-27 09:20:58,886 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,886 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,890 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,899 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:58,899 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:58,899 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:58,903 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:58,912 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:58,998 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:58,998 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:59,020 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 24 times [2024-04-27 09:20:59,020 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,020 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,023 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,032 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:59,033 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,033 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,036 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,045 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:59,131 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:59,132 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:59,151 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 25 times [2024-04-27 09:20:59,151 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,152 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,155 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,164 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:59,164 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,164 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,167 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,176 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:59,262 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:59,262 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:59,282 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690392, now seen corresponding path program 26 times [2024-04-27 09:20:59,282 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,282 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,285 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,294 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:59,295 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,295 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,298 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,307 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:59,393 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:59,393 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:20:59,414 INFO L85 PathProgramCache]: Analyzing trace with hash 1890533380, now seen corresponding path program 27 times [2024-04-27 09:20:59,414 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,414 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,418 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,428 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:59,428 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,428 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,432 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,441 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:20:59,527 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:59,527 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:20:59,557 INFO L85 PathProgramCache]: Analyzing trace with hash -1575684618, now seen corresponding path program 28 times [2024-04-27 09:20:59,557 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,557 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,572 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:59,572 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,572 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,576 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,585 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:20:59,672 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:59,673 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:59,700 INFO L85 PathProgramCache]: Analyzing trace with hash 1618870162, now seen corresponding path program 4 times [2024-04-27 09:20:59,701 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,701 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,704 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,712 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:59,713 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,713 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,715 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,724 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:20:59,811 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:59,812 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:59,839 INFO L85 PathProgramCache]: Analyzing trace with hash -266471560, now seen corresponding path program 5 times [2024-04-27 09:20:59,839 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,839 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,842 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,851 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:59,851 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,851 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,862 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:59,949 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:20:59,949 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:20:59,982 INFO L85 PathProgramCache]: Analyzing trace with hash 328633066, now seen corresponding path program 4 times [2024-04-27 09:20:59,982 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,983 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,986 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:20:59,995 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:20:59,995 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:20:59,995 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:20:59,998 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,007 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:00,100 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:00,101 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:00,121 INFO L85 PathProgramCache]: Analyzing trace with hash 1376876752, now seen corresponding path program 5 times [2024-04-27 09:21:00,122 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,122 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,125 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,133 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:00,134 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,134 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,137 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,145 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:00,234 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:00,234 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:00,255 INFO L85 PathProgramCache]: Analyzing trace with hash -266342666, now seen corresponding path program 4 times [2024-04-27 09:21:00,255 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,255 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,259 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,268 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:00,269 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,269 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,272 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,281 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:00,370 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:00,371 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:00,390 INFO L85 PathProgramCache]: Analyzing trace with hash 1568436188, now seen corresponding path program 5 times [2024-04-27 09:21:00,390 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,390 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,393 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,401 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:00,401 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,401 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,404 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,412 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:00,507 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:00,508 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:00,529 INFO L85 PathProgramCache]: Analyzing trace with hash -2026451634, now seen corresponding path program 15 times [2024-04-27 09:21:00,529 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,529 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,533 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,542 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:00,543 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,543 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,546 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,556 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:00,643 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:00,644 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:00,664 INFO L85 PathProgramCache]: Analyzing trace with hash 619119668, now seen corresponding path program 16 times [2024-04-27 09:21:00,664 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,664 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,668 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,677 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:00,677 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,677 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,690 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:00,775 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:00,776 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:00,797 INFO L85 PathProgramCache]: Analyzing trace with hash 358185732, now seen corresponding path program 17 times [2024-04-27 09:21:00,797 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,797 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,800 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,809 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:00,809 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:00,809 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:00,812 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:00,908 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:00,996 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:00,996 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:01,024 INFO L85 PathProgramCache]: Analyzing trace with hash 619108008, now seen corresponding path program 18 times [2024-04-27 09:21:01,025 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,025 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,028 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,037 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:01,037 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,037 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,041 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,050 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:01,138 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:01,138 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:01,168 INFO L85 PathProgramCache]: Analyzing trace with hash 318716126, now seen corresponding path program 19 times [2024-04-27 09:21:01,168 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,168 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,172 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,182 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,182 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,182 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,186 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,195 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,305 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:01,305 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:01,355 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265418, now seen corresponding path program 2 times [2024-04-27 09:21:01,356 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,356 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,370 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,370 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,370 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,374 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,383 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,478 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:01,478 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:01,536 INFO L85 PathProgramCache]: Analyzing trace with hash 1343522400, now seen corresponding path program 2 times [2024-04-27 09:21:01,536 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,536 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,540 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,549 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,549 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,549 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,553 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,562 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,647 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:01,647 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:01,669 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 20 times [2024-04-27 09:21:01,669 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,669 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,673 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,682 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,682 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,683 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,686 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,695 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,779 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:01,780 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:01,805 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 21 times [2024-04-27 09:21:01,806 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,806 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,809 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,819 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,819 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,819 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,822 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,832 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,917 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:01,917 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:01,956 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 22 times [2024-04-27 09:21:01,956 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,956 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,959 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,968 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:01,969 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:01,969 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:01,972 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:01,981 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:02,065 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:02,065 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:02,089 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 23 times [2024-04-27 09:21:02,089 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,089 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,093 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,102 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:02,102 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,102 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,105 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,114 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:02,197 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:02,198 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:02,223 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479162, now seen corresponding path program 6 times [2024-04-27 09:21:02,223 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,223 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,226 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,235 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,235 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,235 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,238 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,247 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,334 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:02,335 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:02,356 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655318, now seen corresponding path program 6 times [2024-04-27 09:21:02,356 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,356 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,369 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,369 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,369 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,373 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,382 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,467 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:02,468 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:02,493 INFO L85 PathProgramCache]: Analyzing trace with hash 1257194710, now seen corresponding path program 6 times [2024-04-27 09:21:02,493 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,493 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,497 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,506 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,506 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,506 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,509 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,518 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,601 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:02,601 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:02,622 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 24 times [2024-04-27 09:21:02,622 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,622 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,625 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,634 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,634 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,635 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,646 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,731 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:02,731 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:02,752 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 25 times [2024-04-27 09:21:02,752 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,752 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,755 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,764 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,764 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,764 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,767 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,776 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,860 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:02,860 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:02,880 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655286, now seen corresponding path program 26 times [2024-04-27 09:21:02,880 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,880 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,884 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,893 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,893 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:02,893 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:02,896 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:02,912 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:02,997 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:02,998 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:03,035 INFO L85 PathProgramCache]: Analyzing trace with hash 323901734, now seen corresponding path program 27 times [2024-04-27 09:21:03,035 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,035 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,049 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:03,049 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,049 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,052 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,061 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:03,146 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:03,146 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:03,176 INFO L85 PathProgramCache]: Analyzing trace with hash -2037649512, now seen corresponding path program 28 times [2024-04-27 09:21:03,176 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,176 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,180 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,189 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:03,189 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,193 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,202 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:03,320 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:03,320 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:03,369 INFO L85 PathProgramCache]: Analyzing trace with hash -329752206, now seen corresponding path program 19 times [2024-04-27 09:21:03,370 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,370 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,373 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,384 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:03,384 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,385 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,388 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,399 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:03,499 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:03,499 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:03,519 INFO L85 PathProgramCache]: Analyzing trace with hash 1572381610, now seen corresponding path program 20 times [2024-04-27 09:21:03,519 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,519 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,523 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,534 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:03,534 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,534 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,538 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,549 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:03,635 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:03,635 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:03,748 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189766, now seen corresponding path program 2 times [2024-04-27 09:21:03,749 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,749 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,753 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,764 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:03,764 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,764 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,768 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,779 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:03,872 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:03,873 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:03,902 INFO L85 PathProgramCache]: Analyzing trace with hash -769757396, now seen corresponding path program 2 times [2024-04-27 09:21:03,903 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,903 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,907 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,918 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:03,918 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:03,918 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:03,922 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:03,933 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:04,026 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:04,027 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:04,102 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189767, now seen corresponding path program 21 times [2024-04-27 09:21:04,102 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,102 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,107 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,182 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:04,182 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,182 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,186 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,219 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:04,311 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:04,311 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:04,347 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189767, now seen corresponding path program 22 times [2024-04-27 09:21:04,348 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,348 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,352 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,393 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:04,393 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,393 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,397 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,438 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:04,534 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:04,534 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:04,578 INFO L85 PathProgramCache]: Analyzing trace with hash -1057656683, now seen corresponding path program 23 times [2024-04-27 09:21:04,578 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,578 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,582 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,593 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:04,593 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,593 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,597 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,608 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:04,706 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:04,706 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:04,742 INFO L85 PathProgramCache]: Analyzing trace with hash -1057656683, now seen corresponding path program 24 times [2024-04-27 09:21:04,743 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,743 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,746 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,757 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:04,758 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,758 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,762 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,773 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:04,871 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:04,872 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:04,918 INFO L85 PathProgramCache]: Analyzing trace with hash -764512236, now seen corresponding path program 25 times [2024-04-27 09:21:04,918 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,918 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,922 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,933 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:04,933 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:04,933 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:04,937 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:04,949 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:05,043 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:05,043 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:05,088 INFO L85 PathProgramCache]: Analyzing trace with hash 1572387074, now seen corresponding path program 26 times [2024-04-27 09:21:05,088 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,088 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,092 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,103 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:05,104 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,104 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,108 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,120 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:05,225 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:05,226 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:05,274 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383686, now seen corresponding path program 2 times [2024-04-27 09:21:05,274 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,274 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,278 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,289 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:05,289 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,289 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,293 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,303 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:05,403 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:05,404 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:05,457 INFO L85 PathProgramCache]: Analyzing trace with hash 935713396, now seen corresponding path program 2 times [2024-04-27 09:21:05,457 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,457 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,461 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,475 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:05,476 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,476 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,480 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,491 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:05,591 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:05,591 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:05,641 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383685, now seen corresponding path program 27 times [2024-04-27 09:21:05,641 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,641 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,645 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,656 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:05,656 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,657 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,660 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,672 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:05,771 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:05,771 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:05,808 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383685, now seen corresponding path program 28 times [2024-04-27 09:21:05,808 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,808 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,812 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,830 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:05,830 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,830 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,834 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,847 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:05,942 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:05,942 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:05,962 INFO L85 PathProgramCache]: Analyzing trace with hash 935477016, now seen corresponding path program 29 times [2024-04-27 09:21:05,962 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,962 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:05,966 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:05,996 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:05,996 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:05,996 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,000 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,029 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:06,114 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:06,114 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:06,142 INFO L85 PathProgramCache]: Analyzing trace with hash -329752450, now seen corresponding path program 30 times [2024-04-27 09:21:06,143 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,143 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,166 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 4 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:06,166 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,166 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,170 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,189 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 4 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:06,283 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:06,284 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:06,303 INFO L85 PathProgramCache]: Analyzing trace with hash 1700856378, now seen corresponding path program 31 times [2024-04-27 09:21:06,303 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,303 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,307 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,407 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:06,407 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,407 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,410 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,428 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:06,540 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:06,541 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:06,593 INFO L85 PathProgramCache]: Analyzing trace with hash -1859556964, now seen corresponding path program 32 times [2024-04-27 09:21:06,593 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,593 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,596 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,606 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:06,606 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,607 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,610 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,620 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:06,718 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:06,718 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:06,761 INFO L85 PathProgramCache]: Analyzing trace with hash 1826652934, now seen corresponding path program 21 times [2024-04-27 09:21:06,761 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,761 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,765 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,775 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:06,775 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,776 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,779 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,789 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:06,881 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:06,882 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:06,910 INFO L85 PathProgramCache]: Analyzing trace with hash 862837566, now seen corresponding path program 22 times [2024-04-27 09:21:06,910 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,911 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,915 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,926 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:06,926 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:06,926 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:06,930 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:06,941 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:07,026 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:07,026 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:07,048 INFO L85 PathProgramCache]: Analyzing trace with hash 978160882, now seen corresponding path program 2 times [2024-04-27 09:21:07,048 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,048 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,053 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,064 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:07,065 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,065 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,069 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,080 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:07,167 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:07,168 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:07,188 INFO L85 PathProgramCache]: Analyzing trace with hash 258216384, now seen corresponding path program 2 times [2024-04-27 09:21:07,188 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,188 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,192 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,204 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:07,204 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,204 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,208 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,220 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:07,318 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:07,318 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:07,361 INFO L85 PathProgramCache]: Analyzing trace with hash 978160883, now seen corresponding path program 23 times [2024-04-27 09:21:07,361 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,361 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,365 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,398 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:07,398 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,398 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,402 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,438 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:07,536 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:07,536 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:07,584 INFO L85 PathProgramCache]: Analyzing trace with hash 978160883, now seen corresponding path program 24 times [2024-04-27 09:21:07,585 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,585 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,590 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,633 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:07,633 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,633 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,637 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,678 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:07,778 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:07,778 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:07,822 INFO L85 PathProgramCache]: Analyzing trace with hash 582022785, now seen corresponding path program 25 times [2024-04-27 09:21:07,822 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,822 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,826 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,837 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:07,837 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,837 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,841 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:07,854 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:07,954 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:07,954 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:07,993 INFO L85 PathProgramCache]: Analyzing trace with hash 582022785, now seen corresponding path program 26 times [2024-04-27 09:21:07,993 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:07,993 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:07,997 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,009 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:08,009 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,009 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,013 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,024 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:08,126 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:08,127 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:08,170 INFO L85 PathProgramCache]: Analyzing trace with hash 263461544, now seen corresponding path program 27 times [2024-04-27 09:21:08,171 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,171 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,175 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,186 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:08,187 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,187 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,191 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,202 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:08,303 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:08,304 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:08,349 INFO L85 PathProgramCache]: Analyzing trace with hash 862843030, now seen corresponding path program 28 times [2024-04-27 09:21:08,349 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,349 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,353 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,364 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:08,365 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,365 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,382 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,398 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:08,496 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:08,496 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:08,581 INFO L85 PathProgramCache]: Analyzing trace with hash 791666214, now seen corresponding path program 2 times [2024-04-27 09:21:08,581 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,581 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,585 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,595 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:08,595 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,595 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,599 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,609 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:08,716 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:08,716 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:08,760 INFO L85 PathProgramCache]: Analyzing trace with hash -1228151032, now seen corresponding path program 2 times [2024-04-27 09:21:08,760 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,760 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,764 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,774 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:08,775 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,775 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,778 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,789 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:08,891 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:08,892 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:08,938 INFO L85 PathProgramCache]: Analyzing trace with hash 791666215, now seen corresponding path program 29 times [2024-04-27 09:21:08,939 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,939 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,943 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,955 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:08,955 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:08,955 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:08,960 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:08,970 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:09,068 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:09,068 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:09,128 INFO L85 PathProgramCache]: Analyzing trace with hash 791666215, now seen corresponding path program 30 times [2024-04-27 09:21:09,128 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,128 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,209 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,221 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:09,221 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,221 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,225 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,235 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:09,321 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:09,321 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:09,341 INFO L85 PathProgramCache]: Analyzing trace with hash -1228387412, now seen corresponding path program 31 times [2024-04-27 09:21:09,341 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,341 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,345 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,377 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:09,378 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,378 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,382 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,410 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:09,498 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:09,498 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:09,518 INFO L85 PathProgramCache]: Analyzing trace with hash 1826652690, now seen corresponding path program 32 times [2024-04-27 09:21:09,518 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,518 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,522 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,541 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:09,541 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,541 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,545 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,563 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:09,652 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:09,653 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:09,680 INFO L85 PathProgramCache]: Analyzing trace with hash -222229042, now seen corresponding path program 33 times [2024-04-27 09:21:09,681 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,681 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,684 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,702 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:09,702 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,702 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,705 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,723 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:09,826 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:09,826 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:09,872 INFO L85 PathProgramCache]: Analyzing trace with hash 1186258992, now seen corresponding path program 34 times [2024-04-27 09:21:09,872 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,872 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,876 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,885 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:09,886 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:09,886 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:09,889 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:09,899 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:10,000 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:10,000 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:10,047 INFO L85 PathProgramCache]: Analyzing trace with hash -1735684010, now seen corresponding path program 21 times [2024-04-27 09:21:10,047 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:10,047 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:10,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:10,062 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:10,062 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:10,062 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:10,066 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:10,077 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:10,175 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:10,175 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:12,242 INFO L85 PathProgramCache]: Analyzing trace with hash 1295106190, now seen corresponding path program 22 times [2024-04-27 09:21:12,242 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,242 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,246 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:12,268 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:12,268 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,268 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,273 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:12,284 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:12,399 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:12,399 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:12,433 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586338, now seen corresponding path program 2 times [2024-04-27 09:21:12,434 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,434 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,441 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:12,453 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:12,453 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,453 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,457 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:12,468 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:12,560 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:12,561 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:12,580 INFO L85 PathProgramCache]: Analyzing trace with hash -943463664, now seen corresponding path program 2 times [2024-04-27 09:21:12,580 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,580 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,584 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:12,596 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:12,596 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,596 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,600 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:12,610 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:12,705 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:12,705 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:12,748 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586339, now seen corresponding path program 23 times [2024-04-27 09:21:12,748 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,748 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,752 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:12,785 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:12,785 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,785 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,790 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:12,822 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:12,917 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:12,917 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:12,975 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586339, now seen corresponding path program 24 times [2024-04-27 09:21:12,975 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:12,976 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:12,980 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,021 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:13,021 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,021 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,026 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,069 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:13,175 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:13,176 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:13,229 INFO L85 PathProgramCache]: Analyzing trace with hash -650959055, now seen corresponding path program 25 times [2024-04-27 09:21:13,229 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,229 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,233 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,243 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:13,244 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,244 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,257 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:13,364 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:13,364 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:13,404 INFO L85 PathProgramCache]: Analyzing trace with hash -650959055, now seen corresponding path program 26 times [2024-04-27 09:21:13,404 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,404 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,408 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,419 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:13,419 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,419 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,423 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,433 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:13,563 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:13,563 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:13,615 INFO L85 PathProgramCache]: Analyzing trace with hash -938218504, now seen corresponding path program 27 times [2024-04-27 09:21:13,615 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,615 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,619 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,631 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:13,631 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,631 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,646 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:13,754 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:13,754 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:13,802 INFO L85 PathProgramCache]: Analyzing trace with hash 1295111654, now seen corresponding path program 28 times [2024-04-27 09:21:13,802 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,802 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,806 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,817 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:13,818 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:13,818 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:13,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:13,835 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:14,014 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:14,014 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:14,057 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370646, now seen corresponding path program 2 times [2024-04-27 09:21:14,057 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,057 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,061 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,071 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:14,071 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,071 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,075 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,086 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:14,183 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:14,183 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:14,229 INFO L85 PathProgramCache]: Analyzing trace with hash -1545019304, now seen corresponding path program 2 times [2024-04-27 09:21:14,229 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,229 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,233 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,243 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:14,243 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,243 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,257 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:14,354 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:14,354 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:14,405 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370647, now seen corresponding path program 29 times [2024-04-27 09:21:14,406 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,406 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,409 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,420 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:14,420 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,420 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,424 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,435 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:14,531 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:14,532 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:14,578 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370647, now seen corresponding path program 30 times [2024-04-27 09:21:14,578 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,578 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,582 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,593 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:14,594 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,594 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,598 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,609 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:14,700 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:14,700 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:14,719 INFO L85 PathProgramCache]: Analyzing trace with hash -1545255684, now seen corresponding path program 31 times [2024-04-27 09:21:14,720 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,720 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,724 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,753 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:14,753 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,753 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,757 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,786 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:14,872 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:14,873 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:14,918 INFO L85 PathProgramCache]: Analyzing trace with hash -1735684254, now seen corresponding path program 32 times [2024-04-27 09:21:14,918 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,918 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,922 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,941 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:14,941 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:14,941 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:14,945 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:14,964 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:15,056 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:15,056 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:15,085 INFO L85 PathProgramCache]: Analyzing trace with hash 1378304798, now seen corresponding path program 33 times [2024-04-27 09:21:15,085 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:15,085 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:15,089 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:15,109 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:15,109 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:15,109 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:15,113 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:15,131 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:21:15,234 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:15,234 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:15,285 INFO L85 PathProgramCache]: Analyzing trace with hash 1700987264, now seen corresponding path program 34 times [2024-04-27 09:21:15,286 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:15,286 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:15,290 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:15,301 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:15,301 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:15,301 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:15,305 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:15,315 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:15,399 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:15,400 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:15,422 INFO L85 PathProgramCache]: Analyzing trace with hash -222194384, now seen corresponding path program 97 times [2024-04-27 09:21:15,423 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:15,423 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:15,427 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:15,427 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:15,429 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:15,526 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:15,527 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:15,570 INFO L85 PathProgramCache]: Analyzing trace with hash 1219565330, now seen corresponding path program 98 times [2024-04-27 09:21:15,570 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:15,570 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:15,574 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:15,574 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:15,576 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:15,677 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:15,677 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:15,730 INFO L85 PathProgramCache]: Analyzing trace with hash -523786442, now seen corresponding path program 99 times [2024-04-27 09:21:15,731 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:15,731 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:15,735 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:15,735 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:15,739 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:15,844 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:15,845 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:15,875 INFO L85 PathProgramCache]: Analyzing trace with hash 1506240360, now seen corresponding path program 100 times [2024-04-27 09:21:15,876 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:15,876 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:15,881 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:15,881 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:15,884 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:15,976 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:15,977 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:15,999 INFO L85 PathProgramCache]: Analyzing trace with hash 93010444, now seen corresponding path program 101 times [2024-04-27 09:21:15,999 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:16,000 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:16,004 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:16,027 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:16,027 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:16,027 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:16,031 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:16,064 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:16,163 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:16,163 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:16,213 INFO L85 PathProgramCache]: Analyzing trace with hash -811272978, now seen corresponding path program 102 times [2024-04-27 09:21:16,213 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:16,213 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:16,218 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,219 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:16,222 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,326 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:16,326 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:16,358 INFO L85 PathProgramCache]: Analyzing trace with hash -852199313, now seen corresponding path program 103 times [2024-04-27 09:21:16,358 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:16,358 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:16,366 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,366 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:16,370 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,462 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:16,462 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:16,483 INFO L85 PathProgramCache]: Analyzing trace with hash -852199313, now seen corresponding path program 104 times [2024-04-27 09:21:16,484 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:16,484 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:16,490 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,491 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:16,494 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,595 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:16,595 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:16,640 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217297, now seen corresponding path program 105 times [2024-04-27 09:21:16,641 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:16,641 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:16,648 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,648 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:16,653 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,753 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:16,754 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:16,810 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217297, now seen corresponding path program 106 times [2024-04-27 09:21:16,810 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:16,810 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:16,817 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:16,817 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:16,820 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:17,025 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:17,026 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:17,058 INFO L85 PathProgramCache]: Analyzing trace with hash -317936646, now seen corresponding path program 107 times [2024-04-27 09:21:17,058 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:17,058 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:17,065 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:17,065 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:17,069 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:17,178 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:17,178 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:17,298 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101326, now seen corresponding path program 7 times [2024-04-27 09:21:17,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:17,299 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:17,306 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:17,307 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:17,313 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:17,437 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:17,438 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:17,479 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101325, now seen corresponding path program 108 times [2024-04-27 09:21:17,479 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:17,479 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:17,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:17,487 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:17,492 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:17,590 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:17,590 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:17,636 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101325, now seen corresponding path program 109 times [2024-04-27 09:21:17,637 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:17,637 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:17,642 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:17,668 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:17,668 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:17,668 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:17,673 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:17,699 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:17,805 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:17,805 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:19,870 INFO L85 PathProgramCache]: Analyzing trace with hash -594435307, now seen corresponding path program 7 times [2024-04-27 09:21:19,870 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:19,870 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:19,875 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:19,906 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 9 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:19,907 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:19,907 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:19,921 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:19,952 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 9 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:20,062 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:20,062 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:20,113 INFO L85 PathProgramCache]: Analyzing trace with hash -594435307, now seen corresponding path program 8 times [2024-04-27 09:21:20,113 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:20,113 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:20,118 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:20,144 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:20,145 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:20,145 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:20,150 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:20,176 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:20,285 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:20,285 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:20,347 INFO L85 PathProgramCache]: Analyzing trace with hash -1247625227, now seen corresponding path program 7 times [2024-04-27 09:21:20,347 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:20,347 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:20,353 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:20,390 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 9 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:20,390 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:20,390 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:20,396 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:20,427 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 9 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:20,537 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:20,537 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:20,606 INFO L85 PathProgramCache]: Analyzing trace with hash -1247625227, now seen corresponding path program 8 times [2024-04-27 09:21:20,606 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:20,606 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:20,611 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:20,638 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:20,639 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:20,639 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:20,644 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:20,671 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:20,769 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:20,769 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:22,129 INFO L85 PathProgramCache]: Analyzing trace with hash -594435306, now seen corresponding path program 110 times [2024-04-27 09:21:22,129 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:22,130 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:22,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:22,138 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:22,143 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:22,239 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:22,239 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:22,284 INFO L85 PathProgramCache]: Analyzing trace with hash -594435306, now seen corresponding path program 111 times [2024-04-27 09:21:22,284 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:22,284 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:22,291 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:22,292 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:22,296 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:22,391 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:22,392 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:22,451 INFO L85 PathProgramCache]: Analyzing trace with hash -594435306, now seen corresponding path program 112 times [2024-04-27 09:21:22,452 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:22,452 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:22,457 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:22,485 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:22,485 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:22,485 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:22,496 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:22,523 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:22,620 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:22,620 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:22,655 INFO L85 PathProgramCache]: Analyzing trace with hash -594435306, now seen corresponding path program 113 times [2024-04-27 09:21:22,655 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:22,655 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:22,663 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:22,663 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:22,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:22,770 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:22,770 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:22,813 INFO L85 PathProgramCache]: Analyzing trace with hash -206124214, now seen corresponding path program 114 times [2024-04-27 09:21:22,813 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:22,813 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:22,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:22,823 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:22,829 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,016 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:23,016 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:23,060 INFO L85 PathProgramCache]: Analyzing trace with hash -465018440, now seen corresponding path program 115 times [2024-04-27 09:21:23,061 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:23,061 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:23,069 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,069 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:23,075 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,174 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:23,174 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:23,217 INFO L85 PathProgramCache]: Analyzing trace with hash 812923008, now seen corresponding path program 116 times [2024-04-27 09:21:23,217 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:23,217 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:23,225 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,225 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:23,231 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,333 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:23,333 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:23,377 INFO L85 PathProgramCache]: Analyzing trace with hash -465033948, now seen corresponding path program 117 times [2024-04-27 09:21:23,377 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:23,377 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:23,385 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,385 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:23,390 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,490 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:23,490 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:23,549 INFO L85 PathProgramCache]: Analyzing trace with hash -1948337446, now seen corresponding path program 118 times [2024-04-27 09:21:23,549 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:23,549 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:23,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,561 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:23,568 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,678 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:23,678 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:23,738 INFO L85 PathProgramCache]: Analyzing trace with hash -268918578, now seen corresponding path program 9 times [2024-04-27 09:21:23,738 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:23,738 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:23,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,748 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:23,756 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,865 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:23,865 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:23,932 INFO L85 PathProgramCache]: Analyzing trace with hash 253458780, now seen corresponding path program 9 times [2024-04-27 09:21:23,932 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:23,932 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:23,943 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:23,943 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:23,951 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:24,056 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:24,056 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:26,101 INFO L85 PathProgramCache]: Analyzing trace with hash -268918577, now seen corresponding path program 119 times [2024-04-27 09:21:26,102 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:26,102 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:26,113 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:26,113 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:26,122 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:26,234 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:26,235 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:26,279 INFO L85 PathProgramCache]: Analyzing trace with hash -268918577, now seen corresponding path program 120 times [2024-04-27 09:21:26,279 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:26,279 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:26,290 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:26,290 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:26,297 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:26,396 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:26,396 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:26,475 INFO L85 PathProgramCache]: Analyzing trace with hash 1738265725, now seen corresponding path program 121 times [2024-04-27 09:21:26,476 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:26,476 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:26,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:26,486 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:26,494 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:26,594 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:26,595 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:26,642 INFO L85 PathProgramCache]: Analyzing trace with hash 1738265725, now seen corresponding path program 122 times [2024-04-27 09:21:26,642 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:26,642 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:26,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:26,651 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:26,657 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:26,759 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:26,760 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:26,803 INFO L85 PathProgramCache]: Analyzing trace with hash -1531150402, now seen corresponding path program 35 times [2024-04-27 09:21:26,803 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:26,803 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:26,809 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:26,841 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:26,841 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:26,841 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:26,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:26,901 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:27,000 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:27,000 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:27,046 INFO L85 PathProgramCache]: Analyzing trace with hash -221022106, now seen corresponding path program 35 times [2024-04-27 09:21:27,046 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:27,047 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:27,052 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:27,086 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:27,087 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:27,087 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:27,092 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:27,126 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:27,226 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:27,226 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:27,270 INFO L85 PathProgramCache]: Analyzing trace with hash 1738249434, now seen corresponding path program 33 times [2024-04-27 09:21:27,270 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:27,270 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:27,276 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:27,311 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:27,312 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:27,312 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:27,317 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:27,352 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:27,450 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:27,450 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:29,496 INFO L85 PathProgramCache]: Analyzing trace with hash -1531150401, now seen corresponding path program 123 times [2024-04-27 09:21:29,497 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:29,497 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:29,506 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:29,506 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:29,511 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:29,618 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:29,618 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:29,663 INFO L85 PathProgramCache]: Analyzing trace with hash -1531150401, now seen corresponding path program 124 times [2024-04-27 09:21:29,663 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:29,664 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:29,759 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:29,759 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:29,764 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:29,868 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:29,868 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:30,052 INFO L85 PathProgramCache]: Analyzing trace with hash -221022074, now seen corresponding path program 125 times [2024-04-27 09:21:30,052 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:30,053 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:30,067 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,067 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:30,073 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,175 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:30,176 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:30,283 INFO L85 PathProgramCache]: Analyzing trace with hash -1939576798, now seen corresponding path program 126 times [2024-04-27 09:21:30,283 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:30,284 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:30,296 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,296 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:30,303 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,408 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:30,409 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:30,454 INFO L85 PathProgramCache]: Analyzing trace with hash -221012452, now seen corresponding path program 127 times [2024-04-27 09:21:30,454 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:30,454 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:30,464 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,464 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:30,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,575 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:30,575 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:30,647 INFO L85 PathProgramCache]: Analyzing trace with hash -317936645, now seen corresponding path program 8 times [2024-04-27 09:21:30,647 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:30,647 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:30,655 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,655 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:30,658 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,769 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:30,769 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:30,823 INFO L85 PathProgramCache]: Analyzing trace with hash -317936645, now seen corresponding path program 9 times [2024-04-27 09:21:30,823 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:30,823 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:30,830 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,830 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:30,835 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,940 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:30,941 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:30,990 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101293, now seen corresponding path program 5 times [2024-04-27 09:21:30,990 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:30,990 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:30,997 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:30,997 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:31,001 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:31,106 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:31,107 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:31,149 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101293, now seen corresponding path program 6 times [2024-04-27 09:21:31,149 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:31,149 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:31,157 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:31,157 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:31,163 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:31,270 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:31,271 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:33,314 INFO L85 PathProgramCache]: Analyzing trace with hash -317936644, now seen corresponding path program 128 times [2024-04-27 09:21:33,314 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:33,314 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:33,321 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:33,321 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:33,324 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:33,428 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:33,428 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:33,472 INFO L85 PathProgramCache]: Analyzing trace with hash -317936644, now seen corresponding path program 129 times [2024-04-27 09:21:33,472 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:33,472 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:33,479 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:33,479 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:33,483 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:33,585 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:33,585 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:33,631 INFO L85 PathProgramCache]: Analyzing trace with hash -317936644, now seen corresponding path program 130 times [2024-04-27 09:21:33,632 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:33,632 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:33,637 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:33,665 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:33,665 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:33,665 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:33,670 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:33,695 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:33,793 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:33,793 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:33,831 INFO L85 PathProgramCache]: Analyzing trace with hash -317936644, now seen corresponding path program 131 times [2024-04-27 09:21:33,831 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:33,831 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:33,836 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:33,866 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 2 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:33,866 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:33,867 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:33,872 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:33,900 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 2 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:33,996 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:33,996 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:34,104 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101261, now seen corresponding path program 132 times [2024-04-27 09:21:34,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:34,105 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:34,112 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:34,112 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:34,116 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:34,211 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:34,212 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:34,257 INFO L85 PathProgramCache]: Analyzing trace with hash -1266101261, now seen corresponding path program 133 times [2024-04-27 09:21:34,257 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:34,257 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:34,264 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:34,264 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:34,268 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:34,358 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:34,358 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:34,387 INFO L85 PathProgramCache]: Analyzing trace with hash 133879190, now seen corresponding path program 134 times [2024-04-27 09:21:34,387 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:34,388 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:34,393 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:34,431 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:21:34,431 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:34,431 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:34,437 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:34,474 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 9 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:21:34,577 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:34,577 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:34,607 INFO L85 PathProgramCache]: Analyzing trace with hash 1211311136, now seen corresponding path program 135 times [2024-04-27 09:21:34,607 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:34,607 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:34,617 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:34,617 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:34,623 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:34,711 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:34,711 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:34,733 INFO L85 PathProgramCache]: Analyzing trace with hash 1211314928, now seen corresponding path program 136 times [2024-04-27 09:21:34,733 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:34,733 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:34,739 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:34,850 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:34,850 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:34,851 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:34,856 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:34,888 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:34,982 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:34,982 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:35,022 INFO L85 PathProgramCache]: Analyzing trace with hash -1103942792, now seen corresponding path program 10 times [2024-04-27 09:21:35,022 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,022 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,028 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,060 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:35,060 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,060 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,066 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,098 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:35,190 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:35,190 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:35,227 INFO L85 PathProgramCache]: Analyzing trace with hash 137511922, now seen corresponding path program 10 times [2024-04-27 09:21:35,227 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,227 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,233 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,265 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:35,266 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,266 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,271 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,304 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:35,387 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:35,387 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:35,423 INFO L85 PathProgramCache]: Analyzing trace with hash -1103942791, now seen corresponding path program 137 times [2024-04-27 09:21:35,423 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,423 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,429 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,462 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:35,462 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,462 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,468 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,501 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:35,586 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:35,586 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:35,607 INFO L85 PathProgramCache]: Analyzing trace with hash -1103942791, now seen corresponding path program 138 times [2024-04-27 09:21:35,607 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,607 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,616 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:35,616 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:35,622 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:35,714 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:35,715 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:35,756 INFO L85 PathProgramCache]: Analyzing trace with hash 1563095327, now seen corresponding path program 139 times [2024-04-27 09:21:35,757 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,757 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,762 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,794 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:35,794 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,794 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,800 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,834 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 8 proven. 7 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:35,923 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:35,924 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:35,953 INFO L85 PathProgramCache]: Analyzing trace with hash 1563095327, now seen corresponding path program 140 times [2024-04-27 09:21:35,953 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,954 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:35,959 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:35,995 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:35,995 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:35,995 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:36,001 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:36,038 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:36,130 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:36,130 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:36,150 INFO L85 PathProgramCache]: Analyzing trace with hash 1211495654, now seen corresponding path program 141 times [2024-04-27 09:21:36,150 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:36,150 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:36,159 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,159 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:36,165 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,263 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:36,263 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:36,293 INFO L85 PathProgramCache]: Analyzing trace with hash -365219380, now seen corresponding path program 142 times [2024-04-27 09:21:36,293 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:36,293 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:36,299 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:36,337 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:36,337 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:36,337 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:36,343 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:36,379 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:36,473 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:36,473 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:36,506 INFO L85 PathProgramCache]: Analyzing trace with hash -594792804, now seen corresponding path program 143 times [2024-04-27 09:21:36,507 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:36,507 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:36,515 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,515 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:36,521 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,616 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:36,616 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:36,637 INFO L85 PathProgramCache]: Analyzing trace with hash -365231040, now seen corresponding path program 144 times [2024-04-27 09:21:36,638 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:36,638 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:36,647 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,647 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:36,654 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,743 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:36,744 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:36,786 INFO L85 PathProgramCache]: Analyzing trace with hash 1562739746, now seen corresponding path program 36 times [2024-04-27 09:21:36,786 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:36,786 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:36,794 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,794 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:36,799 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,893 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:36,893 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:36,916 INFO L85 PathProgramCache]: Analyzing trace with hash 1200291970, now seen corresponding path program 36 times [2024-04-27 09:21:36,916 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:36,916 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:36,925 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:36,925 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:36,931 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:37,112 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:37,112 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:37,141 INFO L85 PathProgramCache]: Analyzing trace with hash -1445654466, now seen corresponding path program 34 times [2024-04-27 09:21:37,141 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,141 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,150 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:37,150 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:37,156 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:37,258 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:37,258 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:37,311 INFO L85 PathProgramCache]: Analyzing trace with hash 1562739747, now seen corresponding path program 145 times [2024-04-27 09:21:37,312 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,312 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,317 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:37,349 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:37,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,355 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:37,387 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:37,479 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:37,479 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:37,512 INFO L85 PathProgramCache]: Analyzing trace with hash 1562739747, now seen corresponding path program 146 times [2024-04-27 09:21:37,512 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,512 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,521 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:37,521 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:37,527 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:37,623 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:37,623 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:37,645 INFO L85 PathProgramCache]: Analyzing trace with hash 1200292002, now seen corresponding path program 147 times [2024-04-27 09:21:37,646 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,646 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,656 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:37,656 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:37,661 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:37,753 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:37,753 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:37,777 INFO L85 PathProgramCache]: Analyzing trace with hash -648374815, now seen corresponding path program 7 times [2024-04-27 09:21:37,777 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,777 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,782 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:37,812 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:37,812 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,813 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,818 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:37,852 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:37,942 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:37,943 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:37,965 INFO L85 PathProgramCache]: Analyzing trace with hash -648374815, now seen corresponding path program 8 times [2024-04-27 09:21:37,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,970 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:37,993 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:37,993 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:37,993 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:37,998 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:38,020 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:38,108 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:38,108 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:38,141 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217329, now seen corresponding path program 7 times [2024-04-27 09:21:38,141 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:38,141 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:38,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:38,178 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:38,178 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:38,178 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:38,183 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:38,213 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:21:38,306 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:38,307 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:38,332 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217329, now seen corresponding path program 8 times [2024-04-27 09:21:38,332 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:38,332 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:38,337 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:38,359 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:38,359 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:38,359 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:38,364 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:38,386 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 0 proven. 11 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:21:38,486 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:38,486 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:38,532 INFO L85 PathProgramCache]: Analyzing trace with hash -648374814, now seen corresponding path program 148 times [2024-04-27 09:21:38,532 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:38,532 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:38,539 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:38,539 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:38,542 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:38,644 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:38,644 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:38,689 INFO L85 PathProgramCache]: Analyzing trace with hash -648374814, now seen corresponding path program 149 times [2024-04-27 09:21:38,689 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:38,689 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:38,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:38,696 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:38,700 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:38,802 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:38,802 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:38,847 INFO L85 PathProgramCache]: Analyzing trace with hash -648374814, now seen corresponding path program 150 times [2024-04-27 09:21:38,847 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:38,848 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:38,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:38,854 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:38,858 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:38,975 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:38,975 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:39,027 INFO L85 PathProgramCache]: Analyzing trace with hash -648374814, now seen corresponding path program 151 times [2024-04-27 09:21:39,027 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:39,027 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:39,034 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,034 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:39,038 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,128 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:39,129 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:39,152 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217361, now seen corresponding path program 152 times [2024-04-27 09:21:39,152 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:39,152 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:39,159 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,159 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:39,163 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,257 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:39,257 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:39,284 INFO L85 PathProgramCache]: Analyzing trace with hash 1375217361, now seen corresponding path program 153 times [2024-04-27 09:21:39,284 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:39,284 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:39,291 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,291 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:39,295 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,390 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:39,390 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:39,421 INFO L85 PathProgramCache]: Analyzing trace with hash -2084332882, now seen corresponding path program 154 times [2024-04-27 09:21:39,421 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:39,421 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:39,429 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,429 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:39,437 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,544 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:39,544 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:39,654 INFO L85 PathProgramCache]: Analyzing trace with hash -1589136112, now seen corresponding path program 155 times [2024-04-27 09:21:39,654 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:39,654 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:39,663 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,663 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:39,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,756 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:39,756 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:39,782 INFO L85 PathProgramCache]: Analyzing trace with hash -1653016504, now seen corresponding path program 156 times [2024-04-27 09:21:39,783 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:39,783 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:39,792 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,792 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:39,798 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:39,975 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:39,975 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:39,994 INFO L85 PathProgramCache]: Analyzing trace with hash 296096040, now seen corresponding path program 9 times [2024-04-27 09:21:39,995 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:39,995 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:40,001 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:40,052 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:40,052 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:40,052 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:40,059 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:40,113 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:40,207 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:40,208 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:40,229 INFO L85 PathProgramCache]: Analyzing trace with hash 589042762, now seen corresponding path program 9 times [2024-04-27 09:21:40,230 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:40,230 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:40,236 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:40,289 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:40,290 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:40,290 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:40,296 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:40,346 INFO L134 CoverageAnalysis]: Checked inductivity of 26 backedges. 6 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:40,447 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:40,448 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:40,493 INFO L85 PathProgramCache]: Analyzing trace with hash 296096041, now seen corresponding path program 157 times [2024-04-27 09:21:40,493 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:40,493 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:40,502 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:40,503 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:40,508 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:40,605 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:40,605 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:40,661 INFO L85 PathProgramCache]: Analyzing trace with hash 296096041, now seen corresponding path program 158 times [2024-04-27 09:21:40,661 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:40,661 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:40,670 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:40,671 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:40,677 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:40,776 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:40,776 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:40,818 INFO L85 PathProgramCache]: Analyzing trace with hash 1470697527, now seen corresponding path program 159 times [2024-04-27 09:21:40,818 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:40,818 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:40,827 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:40,827 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:40,832 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:40,941 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:40,941 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:41,011 INFO L85 PathProgramCache]: Analyzing trace with hash 1470697527, now seen corresponding path program 160 times [2024-04-27 09:21:41,012 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:41,012 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:41,021 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,021 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:41,026 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,148 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:41,148 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:41,197 INFO L85 PathProgramCache]: Analyzing trace with hash -2018579108, now seen corresponding path program 10 times [2024-04-27 09:21:41,197 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:41,197 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:41,206 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,207 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:41,212 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,314 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:41,315 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:41,360 INFO L85 PathProgramCache]: Analyzing trace with hash 1848557202, now seen corresponding path program 7 times [2024-04-27 09:21:41,360 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:41,360 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:41,369 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,369 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:41,373 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,472 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:41,472 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:41,515 INFO L85 PathProgramCache]: Analyzing trace with hash -2018579107, now seen corresponding path program 161 times [2024-04-27 09:21:41,515 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:41,515 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:41,523 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,523 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:41,527 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,627 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:41,627 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:41,680 INFO L85 PathProgramCache]: Analyzing trace with hash -2018579107, now seen corresponding path program 162 times [2024-04-27 09:21:41,680 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:41,681 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:41,686 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:41,723 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 4 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:21:41,723 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:41,723 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:41,729 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:41,765 INFO L134 CoverageAnalysis]: Checked inductivity of 25 backedges. 4 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:21:41,860 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:41,860 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:41,905 INFO L85 PathProgramCache]: Analyzing trace with hash 1848557234, now seen corresponding path program 163 times [2024-04-27 09:21:41,905 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:41,905 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:41,914 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:41,914 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:41,920 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:42,033 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:42,033 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:42,077 INFO L85 PathProgramCache]: Analyzing trace with hash 620341556, now seen corresponding path program 37 times [2024-04-27 09:21:42,077 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,077 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,083 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:42,102 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 6 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:42,103 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,103 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,108 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:42,127 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 6 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:42,221 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:42,221 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:42,267 INFO L85 PathProgramCache]: Analyzing trace with hash 2050719152, now seen corresponding path program 37 times [2024-04-27 09:21:42,267 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,267 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,272 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:42,293 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 6 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:42,293 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,293 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,298 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:42,318 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 6 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:21:42,403 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:42,403 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:42,445 INFO L85 PathProgramCache]: Analyzing trace with hash -1411643420, now seen corresponding path program 10 times [2024-04-27 09:21:42,445 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,445 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,525 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:42,542 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:42,542 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,542 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,546 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:42,562 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:42,648 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:42,649 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:42,668 INFO L85 PathProgramCache]: Analyzing trace with hash -811272946, now seen corresponding path program 10 times [2024-04-27 09:21:42,668 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,668 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,673 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:42,701 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:42,701 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,701 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,706 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:42,722 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:42,827 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:42,827 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:42,870 INFO L85 PathProgramCache]: Analyzing trace with hash -1411643419, now seen corresponding path program 164 times [2024-04-27 09:21:42,870 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:42,870 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:42,875 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:42,876 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:42,879 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:42,980 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:42,980 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:43,018 INFO L85 PathProgramCache]: Analyzing trace with hash -1411643419, now seen corresponding path program 165 times [2024-04-27 09:21:43,018 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,018 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,038 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,062 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,063 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,063 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,067 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,090 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,174 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:43,174 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:43,194 INFO L85 PathProgramCache]: Analyzing trace with hash -811272914, now seen corresponding path program 166 times [2024-04-27 09:21:43,194 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,194 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,199 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,222 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,222 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,223 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,227 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,250 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,347 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:43,347 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:43,372 INFO L85 PathProgramCache]: Analyzing trace with hash 620343540, now seen corresponding path program 38 times [2024-04-27 09:21:43,372 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,372 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,377 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,401 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,401 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,401 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,405 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,429 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,516 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:43,516 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:43,544 INFO L85 PathProgramCache]: Analyzing trace with hash 2050780656, now seen corresponding path program 38 times [2024-04-27 09:21:43,545 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,545 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,550 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,573 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,574 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,574 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,578 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,602 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,699 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:43,700 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:43,745 INFO L85 PathProgramCache]: Analyzing trace with hash -811272931, now seen corresponding path program 39 times [2024-04-27 09:21:43,745 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,745 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,749 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,768 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:43,768 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,768 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,780 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,799 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:43,897 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:43,897 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:43,935 INFO L85 PathProgramCache]: Analyzing trace with hash -811272931, now seen corresponding path program 40 times [2024-04-27 09:21:43,935 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,935 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,940 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,963 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:43,963 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:43,963 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:43,967 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:43,990 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:44,086 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:44,087 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:44,129 INFO L85 PathProgramCache]: Analyzing trace with hash 620343015, now seen corresponding path program 39 times [2024-04-27 09:21:44,129 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:44,129 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:44,134 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:44,153 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:44,153 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:44,153 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:44,157 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:44,176 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:44,269 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:44,269 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:44,301 INFO L85 PathProgramCache]: Analyzing trace with hash 620343015, now seen corresponding path program 40 times [2024-04-27 09:21:44,301 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:44,301 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:44,306 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:44,329 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:44,329 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:44,329 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:44,333 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:44,356 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:44,450 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:44,451 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:44,494 INFO L85 PathProgramCache]: Analyzing trace with hash 2050764409, now seen corresponding path program 35 times [2024-04-27 09:21:44,494 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:44,494 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:44,499 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:44,518 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:44,518 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:44,518 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:44,523 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:44,544 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:44,641 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:44,641 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:44,696 INFO L85 PathProgramCache]: Analyzing trace with hash 2050764409, now seen corresponding path program 36 times [2024-04-27 09:21:44,696 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:44,696 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:44,701 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:44,723 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:44,724 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:44,724 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:44,728 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:44,751 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:44,940 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:44,940 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:46,986 INFO L85 PathProgramCache]: Analyzing trace with hash -811272930, now seen corresponding path program 167 times [2024-04-27 09:21:46,986 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:46,986 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:46,992 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:46,992 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:46,996 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:47,094 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:47,094 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:49,141 INFO L85 PathProgramCache]: Analyzing trace with hash -811272930, now seen corresponding path program 168 times [2024-04-27 09:21:49,141 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:49,141 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:49,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:49,147 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:49,151 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:49,247 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:49,247 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:49,293 INFO L85 PathProgramCache]: Analyzing trace with hash -811272930, now seen corresponding path program 169 times [2024-04-27 09:21:49,293 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:49,293 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:49,298 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:49,317 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 14 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:49,317 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:49,317 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:49,322 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:49,341 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 0 proven. 14 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:49,439 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:49,439 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:49,476 INFO L85 PathProgramCache]: Analyzing trace with hash -811272930, now seen corresponding path program 170 times [2024-04-27 09:21:49,476 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:49,476 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:49,481 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:49,505 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:49,505 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:49,506 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:49,510 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:49,533 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:49,632 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:49,632 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:49,680 INFO L85 PathProgramCache]: Analyzing trace with hash 620343047, now seen corresponding path program 171 times [2024-04-27 09:21:49,681 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:49,681 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:49,688 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:49,688 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:49,691 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:49,793 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:49,793 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:49,829 INFO L85 PathProgramCache]: Analyzing trace with hash 620343047, now seen corresponding path program 172 times [2024-04-27 09:21:49,830 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:49,830 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:49,837 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:49,861 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:49,862 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:49,862 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:49,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:49,892 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:49,986 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:49,986 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:50,010 INFO L85 PathProgramCache]: Analyzing trace with hash -2063285494, now seen corresponding path program 173 times [2024-04-27 09:21:50,010 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,010 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,016 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:50,041 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:50,041 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,041 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,046 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:50,071 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:50,158 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:50,158 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:50,179 INFO L85 PathProgramCache]: Analyzing trace with hash 462659238, now seen corresponding path program 11 times [2024-04-27 09:21:50,179 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,179 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,184 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:50,210 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:50,210 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,210 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,216 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:50,241 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:50,325 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:50,325 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:50,354 INFO L85 PathProgramCache]: Analyzing trace with hash 1457534604, now seen corresponding path program 11 times [2024-04-27 09:21:50,354 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,354 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:50,386 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:50,386 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,386 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,399 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:50,426 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:50,523 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:50,523 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:50,554 INFO L85 PathProgramCache]: Analyzing trace with hash 462659239, now seen corresponding path program 174 times [2024-04-27 09:21:50,555 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,555 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:50,561 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:50,565 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:50,660 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:50,660 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:50,710 INFO L85 PathProgramCache]: Analyzing trace with hash 462659239, now seen corresponding path program 175 times [2024-04-27 09:21:50,710 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,710 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,715 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:50,741 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:50,741 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:50,741 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:50,746 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:50,772 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:50,863 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:50,863 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:51,386 INFO L85 PathProgramCache]: Analyzing trace with hash 764726377, now seen corresponding path program 176 times [2024-04-27 09:21:51,386 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:51,386 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:51,394 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:51,394 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:51,398 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:51,517 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:51,518 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:51,585 INFO L85 PathProgramCache]: Analyzing trace with hash 764726377, now seen corresponding path program 177 times [2024-04-27 09:21:51,585 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:51,586 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:51,591 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:51,615 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:51,615 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:51,615 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:51,620 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:51,644 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 0 proven. 13 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:51,748 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:51,748 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:51,769 INFO L85 PathProgramCache]: Analyzing trace with hash 2056321822, now seen corresponding path program 178 times [2024-04-27 09:21:51,769 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:51,769 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:51,858 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:51,858 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:51,862 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:51,957 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:51,958 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:51,999 INFO L85 PathProgramCache]: Analyzing trace with hash 440318336, now seen corresponding path program 179 times [2024-04-27 09:21:51,999 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:51,999 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:52,006 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:52,006 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:52,009 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:52,125 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:52,125 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:52,836 INFO L85 PathProgramCache]: Analyzing trace with hash 764966636, now seen corresponding path program 11 times [2024-04-27 09:21:52,836 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:52,836 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:52,843 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:52,843 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:52,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:52,942 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:52,942 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:52,974 INFO L85 PathProgramCache]: Analyzing trace with hash -2055837950, now seen corresponding path program 8 times [2024-04-27 09:21:52,974 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:52,974 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:52,981 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:52,981 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:52,985 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,085 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:53,085 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:53,118 INFO L85 PathProgramCache]: Analyzing trace with hash 764966637, now seen corresponding path program 180 times [2024-04-27 09:21:53,118 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:53,118 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:53,124 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,124 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:53,128 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,223 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:53,223 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:53,294 INFO L85 PathProgramCache]: Analyzing trace with hash 764966637, now seen corresponding path program 181 times [2024-04-27 09:21:53,294 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:53,294 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:53,300 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:53,325 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 5 proven. 7 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:53,325 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:53,325 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:53,330 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:53,355 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 5 proven. 7 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:21:53,447 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:53,447 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:53,491 INFO L85 PathProgramCache]: Analyzing trace with hash -2055837918, now seen corresponding path program 182 times [2024-04-27 09:21:53,491 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:53,492 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:53,499 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,499 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:53,502 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,598 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:53,598 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:53,635 INFO L85 PathProgramCache]: Analyzing trace with hash -551188992, now seen corresponding path program 11 times [2024-04-27 09:21:53,635 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:53,635 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:53,640 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,640 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:53,643 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,739 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:53,739 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:53,782 INFO L85 PathProgramCache]: Analyzing trace with hash 93010538, now seen corresponding path program 11 times [2024-04-27 09:21:53,782 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:53,782 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:53,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,788 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:53,790 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:53,878 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:53,878 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:55,905 INFO L85 PathProgramCache]: Analyzing trace with hash -551188991, now seen corresponding path program 183 times [2024-04-27 09:21:55,906 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:55,906 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:55,912 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:55,912 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:55,915 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:56,015 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:56,016 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:56,049 INFO L85 PathProgramCache]: Analyzing trace with hash -551188991, now seen corresponding path program 184 times [2024-04-27 09:21:56,050 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:56,050 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:56,054 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:56,078 INFO L134 CoverageAnalysis]: Checked inductivity of 16 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:56,078 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:56,078 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:56,083 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:56,106 INFO L134 CoverageAnalysis]: Checked inductivity of 16 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:21:56,202 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:56,203 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:56,754 INFO L85 PathProgramCache]: Analyzing trace with hash -505600949, now seen corresponding path program 185 times [2024-04-27 09:21:56,754 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:56,754 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:56,759 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:56,759 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:56,761 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:56,882 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:56,883 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:56,927 INFO L85 PathProgramCache]: Analyzing trace with hash -505600949, now seen corresponding path program 186 times [2024-04-27 09:21:56,927 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:56,927 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:56,933 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:56,933 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:56,935 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:57,035 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:57,036 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:57,080 INFO L85 PathProgramCache]: Analyzing trace with hash -551204305, now seen corresponding path program 187 times [2024-04-27 09:21:57,080 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:57,080 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:57,086 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:57,086 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:57,088 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:57,188 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:57,188 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:57,246 INFO L85 PathProgramCache]: Analyzing trace with hash -551204305, now seen corresponding path program 188 times [2024-04-27 09:21:57,246 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:57,246 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:57,251 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:57,273 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:57,273 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:57,273 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:57,278 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:57,300 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 1 proven. 12 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:21:57,394 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:57,395 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:57,439 INFO L85 PathProgramCache]: Analyzing trace with hash 942489590, now seen corresponding path program 12 times [2024-04-27 09:21:57,440 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:57,440 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:57,444 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:57,461 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:57,461 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:57,461 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:57,466 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:57,482 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:21:57,587 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:57,587 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:57,650 INFO L85 PathProgramCache]: Analyzing trace with hash -848180330, now seen corresponding path program 12 times [2024-04-27 09:21:57,651 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:57,651 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:57,655 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:57,655 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:57,657 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:57,771 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:57,771 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:57,817 INFO L85 PathProgramCache]: Analyzing trace with hash -523786348, now seen corresponding path program 12 times [2024-04-27 09:21:57,817 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:57,817 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:57,822 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:57,822 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:57,905 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:58,016 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:58,016 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:58,064 INFO L85 PathProgramCache]: Analyzing trace with hash -848180329, now seen corresponding path program 189 times [2024-04-27 09:21:58,065 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:58,065 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:58,069 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:58,069 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:58,071 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:58,176 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:58,176 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:58,223 INFO L85 PathProgramCache]: Analyzing trace with hash -848180329, now seen corresponding path program 190 times [2024-04-27 09:21:58,223 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:58,223 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:58,228 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:58,228 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:58,230 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:58,322 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:58,322 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:21:58,360 INFO L85 PathProgramCache]: Analyzing trace with hash 1701908800, now seen corresponding path program 12 times [2024-04-27 09:21:58,360 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:58,360 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:58,364 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:58,378 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:58,379 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:58,379 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:58,383 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:58,397 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:58,487 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:58,488 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:21:58,516 INFO L85 PathProgramCache]: Analyzing trace with hash 1219565362, now seen corresponding path program 12 times [2024-04-27 09:21:58,517 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:58,517 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:58,521 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:58,535 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:58,535 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:58,535 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:58,540 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:58,554 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 2 proven. 7 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:21:58,656 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:58,657 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:58,703 INFO L85 PathProgramCache]: Analyzing trace with hash 1701908801, now seen corresponding path program 191 times [2024-04-27 09:21:58,703 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:58,703 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:58,708 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:58,708 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:58,709 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:58,813 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:58,813 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:21:58,893 INFO L85 PathProgramCache]: Analyzing trace with hash 1701908801, now seen corresponding path program 192 times [2024-04-27 09:21:58,893 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:58,893 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:58,898 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:58,898 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:58,899 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:59,005 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:59,005 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:21:59,054 INFO L85 PathProgramCache]: Analyzing trace with hash -802836264, now seen corresponding path program 2 times [2024-04-27 09:21:59,055 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:59,055 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:59,059 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:59,059 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:59,060 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:59,149 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:21:59,149 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:21:59,178 INFO L85 PathProgramCache]: Analyzing trace with hash 1521936294, now seen corresponding path program 2 times [2024-04-27 09:21:59,178 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:59,178 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:59,182 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:59,182 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:21:59,183 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:21:59,774 INFO L349 Elim1Store]: treesize reduction 17, result has 32.0 percent of original size [2024-04-27 09:21:59,774 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 3 select indices, 3 select index equivalence classes, 0 disjoint index pairs (out of 3 index pairs), introduced 3 new quantified variables, introduced 3 case distinctions, treesize of input 50 treesize of output 45 [2024-04-27 09:21:59,851 INFO L85 PathProgramCache]: Analyzing trace with hash 1521939208, now seen corresponding path program 1 times [2024-04-27 09:21:59,851 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:59,851 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:59,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:59,859 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:59,859 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:21:59,859 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:21:59,862 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:21:59,866 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:21:59,866 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2024-04-27 09:21:59,868 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=565, Invalid=9941, Unknown=0, NotChecked=0, Total=10506 [2024-04-27 09:22:00,045 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:00,045 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:00,125 INFO L85 PathProgramCache]: Analyzing trace with hash -1091384554, now seen corresponding path program 3 times [2024-04-27 09:22:00,125 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:00,125 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:00,129 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:00,238 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:00,239 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:00,239 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:00,242 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:00,250 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:00,390 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:00,391 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:00,430 INFO L85 PathProgramCache]: Analyzing trace with hash -832419688, now seen corresponding path program 3 times [2024-04-27 09:22:00,430 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:00,430 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:00,434 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:00,440 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:00,440 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:00,440 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:00,444 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:00,450 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:00,579 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:00,580 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:00,618 INFO L85 PathProgramCache]: Analyzing trace with hash -35115144, now seen corresponding path program 3 times [2024-04-27 09:22:00,618 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:00,619 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:00,622 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:00,630 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:00,630 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:00,630 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:00,634 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:00,641 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:00,765 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:00,765 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:00,808 INFO L85 PathProgramCache]: Analyzing trace with hash -1966514822, now seen corresponding path program 3 times [2024-04-27 09:22:00,808 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:00,808 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:00,812 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:00,818 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:00,818 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:00,818 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:00,821 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:00,828 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:00,962 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:00,963 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:03,024 INFO L85 PathProgramCache]: Analyzing trace with hash 1752217120, now seen corresponding path program 5 times [2024-04-27 09:22:03,024 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:03,024 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:03,028 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:03,036 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:03,036 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:03,036 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:03,040 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:03,133 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:03,242 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:03,243 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:03,288 INFO L85 PathProgramCache]: Analyzing trace with hash -1061862638, now seen corresponding path program 6 times [2024-04-27 09:22:03,288 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:03,289 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:03,292 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:03,300 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:03,300 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:03,300 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:03,303 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:03,311 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:03,413 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:03,413 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:03,470 INFO L85 PathProgramCache]: Analyzing trace with hash 1441551746, now seen corresponding path program 5 times [2024-04-27 09:22:03,470 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:03,470 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:03,474 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:03,482 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:03,482 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:03,482 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:03,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:03,494 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:03,598 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:03,598 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:04,356 INFO L85 PathProgramCache]: Analyzing trace with hash -34254092, now seen corresponding path program 6 times [2024-04-27 09:22:04,357 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:04,357 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:04,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:04,372 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:04,372 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:04,372 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:04,376 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:04,384 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:04,497 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:04,497 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:04,566 INFO L85 PathProgramCache]: Analyzing trace with hash -1061831886, now seen corresponding path program 29 times [2024-04-27 09:22:04,566 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:04,566 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:04,570 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:04,579 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:04,579 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:04,579 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:04,583 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:04,591 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:04,711 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:04,711 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:04,748 INFO L85 PathProgramCache]: Analyzing trace with hash 1781777556, now seen corresponding path program 30 times [2024-04-27 09:22:04,749 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:04,749 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:04,753 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:04,759 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:04,759 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:04,759 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:04,763 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:04,769 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:04,882 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:04,883 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:04,952 INFO L85 PathProgramCache]: Analyzing trace with hash -351868020, now seen corresponding path program 31 times [2024-04-27 09:22:04,952 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:04,952 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:04,957 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:04,966 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:04,966 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:04,966 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:04,971 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:04,980 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,086 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:05,086 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:05,133 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993380, now seen corresponding path program 3 times [2024-04-27 09:22:05,133 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,133 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,151 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,152 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,152 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,156 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,165 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,272 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:05,273 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:05,329 INFO L85 PathProgramCache]: Analyzing trace with hash 1157252750, now seen corresponding path program 3 times [2024-04-27 09:22:05,330 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,330 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,334 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,343 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,344 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,344 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,348 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,357 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,471 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:05,471 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:05,512 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993381, now seen corresponding path program 32 times [2024-04-27 09:22:05,512 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,512 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,516 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,526 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,526 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,526 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,531 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,549 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,668 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:05,669 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:05,743 INFO L85 PathProgramCache]: Analyzing trace with hash 1976993381, now seen corresponding path program 33 times [2024-04-27 09:22:05,743 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,743 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,757 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,757 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,757 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,761 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,770 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,889 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:05,889 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:05,930 INFO L85 PathProgramCache]: Analyzing trace with hash -565539929, now seen corresponding path program 34 times [2024-04-27 09:22:05,930 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,930 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,934 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,943 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:05,943 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:05,944 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:05,948 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:05,957 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:06,074 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:06,074 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:06,138 INFO L85 PathProgramCache]: Analyzing trace with hash -565539929, now seen corresponding path program 35 times [2024-04-27 09:22:06,139 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,139 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,143 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,152 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:06,152 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,152 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,156 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,173 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:06,288 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:06,288 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:06,326 INFO L85 PathProgramCache]: Analyzing trace with hash 1162319158, now seen corresponding path program 36 times [2024-04-27 09:22:06,326 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,326 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,331 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,340 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:06,340 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,340 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,345 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,354 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:06,473 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:06,473 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:06,506 INFO L85 PathProgramCache]: Analyzing trace with hash -351862736, now seen corresponding path program 37 times [2024-04-27 09:22:06,506 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,507 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,511 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,520 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:06,520 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,520 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,524 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,533 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:06,740 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:06,740 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:06,773 INFO L85 PathProgramCache]: Analyzing trace with hash -599470504, now seen corresponding path program 3 times [2024-04-27 09:22:06,773 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,773 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,777 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,783 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:06,783 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,783 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,787 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,793 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:06,914 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:06,914 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:06,946 INFO L85 PathProgramCache]: Analyzing trace with hash -1403716330, now seen corresponding path program 3 times [2024-04-27 09:22:06,946 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,946 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,950 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,955 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:06,956 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:06,956 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:06,959 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:06,965 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,074 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:07,074 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:07,107 INFO L85 PathProgramCache]: Analyzing trace with hash -599470503, now seen corresponding path program 38 times [2024-04-27 09:22:07,108 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,108 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,112 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,118 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,118 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,118 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,122 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,128 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,235 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:07,236 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:07,309 INFO L85 PathProgramCache]: Analyzing trace with hash -599470503, now seen corresponding path program 39 times [2024-04-27 09:22:07,309 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,309 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,313 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,321 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,321 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,322 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,325 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,333 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,441 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:07,442 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:07,487 INFO L85 PathProgramCache]: Analyzing trace with hash -1403716298, now seen corresponding path program 40 times [2024-04-27 09:22:07,487 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,487 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,491 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,498 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,498 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,498 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,502 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,509 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,613 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:07,613 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:07,671 INFO L85 PathProgramCache]: Analyzing trace with hash -362710508, now seen corresponding path program 41 times [2024-04-27 09:22:07,672 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,672 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,676 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,684 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:07,685 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,685 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,689 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,697 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:07,797 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:07,797 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:07,856 INFO L85 PathProgramCache]: Analyzing trace with hash -1403727842, now seen corresponding path program 42 times [2024-04-27 09:22:07,856 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,856 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,861 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,869 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,869 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:07,869 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:07,873 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:07,881 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:07,989 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:07,990 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:08,025 INFO L85 PathProgramCache]: Analyzing trace with hash 23990200, now seen corresponding path program 3 times [2024-04-27 09:22:08,026 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,026 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,029 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,034 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:08,034 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,034 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,037 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,043 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:08,159 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:08,159 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:08,192 INFO L85 PathProgramCache]: Analyzing trace with hash -1966453318, now seen corresponding path program 3 times [2024-04-27 09:22:08,192 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,192 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,195 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,200 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:08,200 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,200 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,203 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,208 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:08,360 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:08,360 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:08,394 INFO L85 PathProgramCache]: Analyzing trace with hash -830419306, now seen corresponding path program 3 times [2024-04-27 09:22:08,394 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,394 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,398 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,403 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:08,403 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,403 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,406 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,411 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:08,523 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:08,523 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:08,557 INFO L85 PathProgramCache]: Analyzing trace with hash -2003096552, now seen corresponding path program 3 times [2024-04-27 09:22:08,557 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,557 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,566 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:08,566 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,566 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,569 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,573 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:08,676 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:08,677 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:08,728 INFO L85 PathProgramCache]: Analyzing trace with hash -114468286, now seen corresponding path program 5 times [2024-04-27 09:22:08,728 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,728 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,732 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,740 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:08,740 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,740 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,743 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,751 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:08,854 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:08,854 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:08,910 INFO L85 PathProgramCache]: Analyzing trace with hash 53512116, now seen corresponding path program 6 times [2024-04-27 09:22:08,910 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,911 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,914 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,922 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:08,922 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:08,922 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:08,925 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:08,933 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:09,039 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:09,039 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:09,093 INFO L85 PathProgramCache]: Analyzing trace with hash 1658430752, now seen corresponding path program 5 times [2024-04-27 09:22:09,093 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,093 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,097 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,105 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:09,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,105 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,109 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,116 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:09,220 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:09,220 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:09,356 INFO L85 PathProgramCache]: Analyzing trace with hash -829558254, now seen corresponding path program 6 times [2024-04-27 09:22:09,356 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,356 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,368 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:09,368 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,368 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,372 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,379 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:09,498 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:09,498 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:09,533 INFO L85 PathProgramCache]: Analyzing trace with hash 611292, now seen corresponding path program 29 times [2024-04-27 09:22:09,533 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,533 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,537 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,545 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:09,546 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,546 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,550 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,558 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:09,681 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:09,681 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:09,713 INFO L85 PathProgramCache]: Analyzing trace with hash -84915490, now seen corresponding path program 30 times [2024-04-27 09:22:09,713 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,713 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,718 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,726 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:09,726 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,726 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,738 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:09,838 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:09,839 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:09,898 INFO L85 PathProgramCache]: Analyzing trace with hash 53542868, now seen corresponding path program 31 times [2024-04-27 09:22:09,898 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,898 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,902 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,910 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:09,910 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:09,910 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:09,914 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:09,927 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:10,050 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:10,051 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:10,088 INFO L85 PathProgramCache]: Analyzing trace with hash -84907850, now seen corresponding path program 32 times [2024-04-27 09:22:10,088 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,088 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,092 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,099 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:10,099 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,099 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,103 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,109 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:10,212 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:10,212 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:10,281 INFO L85 PathProgramCache]: Analyzing trace with hash -961499474, now seen corresponding path program 33 times [2024-04-27 09:22:10,281 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,282 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,286 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,295 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:10,295 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,295 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,299 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,308 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:10,415 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:10,415 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:10,474 INFO L85 PathProgramCache]: Analyzing trace with hash 258287490, now seen corresponding path program 3 times [2024-04-27 09:22:10,474 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,474 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,478 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,487 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:10,487 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,487 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,491 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,500 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:10,601 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:10,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:10,662 INFO L85 PathProgramCache]: Analyzing trace with hash -583022288, now seen corresponding path program 3 times [2024-04-27 09:22:10,662 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,662 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,666 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,675 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:10,675 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,689 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:10,805 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:10,806 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:10,838 INFO L85 PathProgramCache]: Analyzing trace with hash 258287491, now seen corresponding path program 34 times [2024-04-27 09:22:10,839 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,839 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,843 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,852 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:10,852 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:10,852 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:10,856 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:10,865 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:10,987 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:10,988 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:11,053 INFO L85 PathProgramCache]: Analyzing trace with hash 258287491, now seen corresponding path program 35 times [2024-04-27 09:22:11,053 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,053 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,058 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,067 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:11,067 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,068 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,072 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,081 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:11,216 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:11,216 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:11,250 INFO L85 PathProgramCache]: Analyzing trace with hash 246078533, now seen corresponding path program 36 times [2024-04-27 09:22:11,250 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,250 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,254 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,263 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:11,263 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,263 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,268 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,281 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:11,404 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:11,404 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:11,484 INFO L85 PathProgramCache]: Analyzing trace with hash 246078533, now seen corresponding path program 37 times [2024-04-27 09:22:11,484 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,484 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,488 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,497 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:11,498 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,498 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,502 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,511 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:11,626 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:11,626 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:11,665 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824054, now seen corresponding path program 3 times [2024-04-27 09:22:11,666 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,666 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,670 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,676 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:11,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,686 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:11,799 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:11,800 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:11,837 INFO L85 PathProgramCache]: Analyzing trace with hash 7938232, now seen corresponding path program 3 times [2024-04-27 09:22:11,837 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,837 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,841 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,847 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:11,847 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:11,847 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:11,851 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:11,857 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:12,051 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:12,052 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:12,089 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824055, now seen corresponding path program 38 times [2024-04-27 09:22:12,089 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,089 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,093 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,099 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:12,099 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,099 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,103 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,109 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:12,227 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:12,227 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:12,286 INFO L85 PathProgramCache]: Analyzing trace with hash 1662824055, now seen corresponding path program 39 times [2024-04-27 09:22:12,286 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,286 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,290 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,298 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:12,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,299 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,303 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,311 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:12,424 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:12,425 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:12,464 INFO L85 PathProgramCache]: Analyzing trace with hash 7938264, now seen corresponding path program 40 times [2024-04-27 09:22:12,464 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,464 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,469 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,476 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:12,476 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,476 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,480 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,487 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:12,596 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:12,597 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:12,656 INFO L85 PathProgramCache]: Analyzing trace with hash -972341962, now seen corresponding path program 41 times [2024-04-27 09:22:12,656 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,656 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,661 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,670 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:12,670 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,670 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,674 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,683 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:12,797 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:12,798 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:12,884 INFO L85 PathProgramCache]: Analyzing trace with hash 7926720, now seen corresponding path program 42 times [2024-04-27 09:22:12,885 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,885 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,889 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,898 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:12,898 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:12,898 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:12,902 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:12,911 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:13,038 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:13,039 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:13,087 INFO L85 PathProgramCache]: Analyzing trace with hash 133906032, now seen corresponding path program 7 times [2024-04-27 09:22:13,087 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:13,088 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:13,092 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:13,102 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:13,102 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:13,102 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:13,106 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:13,116 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:13,217 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:13,217 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:13,263 INFO L85 PathProgramCache]: Analyzing trace with hash 1765500510, now seen corresponding path program 8 times [2024-04-27 09:22:13,264 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:13,264 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:13,268 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:13,277 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:13,277 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:13,277 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:13,281 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:13,291 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:13,389 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:13,390 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:13,758 INFO L85 PathProgramCache]: Analyzing trace with hash -1104742204, now seen corresponding path program 7 times [2024-04-27 09:22:13,758 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:13,758 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:13,762 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:13,772 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:13,773 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:13,773 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:13,777 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:13,786 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:13,886 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:13,886 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:13,947 INFO L85 PathProgramCache]: Analyzing trace with hash 1442424242, now seen corresponding path program 8 times [2024-04-27 09:22:13,948 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:13,948 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:13,952 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:13,961 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:13,961 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:13,961 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:13,965 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:13,974 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:14,075 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:14,075 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:14,120 INFO L85 PathProgramCache]: Analyzing trace with hash 1765629524, now seen corresponding path program 7 times [2024-04-27 09:22:14,121 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,121 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,125 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,134 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:14,134 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,134 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,156 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:14,254 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:14,254 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:14,299 INFO L85 PathProgramCache]: Analyzing trace with hash 462171970, now seen corresponding path program 8 times [2024-04-27 09:22:14,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,299 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,303 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,312 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:14,312 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,312 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,316 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,325 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:14,434 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:14,434 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:14,504 INFO L85 PathProgramCache]: Analyzing trace with hash 1800438204, now seen corresponding path program 3 times [2024-04-27 09:22:14,504 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,504 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,508 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,517 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:14,517 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,518 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,522 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,532 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:14,642 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:14,642 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:14,686 INFO L85 PathProgramCache]: Analyzing trace with hash -1075220290, now seen corresponding path program 4 times [2024-04-27 09:22:14,687 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,687 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,691 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,699 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:14,699 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,699 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,703 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,711 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:14,814 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:14,814 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:14,860 INFO L85 PathProgramCache]: Analyzing trace with hash 1028119950, now seen corresponding path program 3 times [2024-04-27 09:22:14,860 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,860 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,864 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,872 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:14,873 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:14,873 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:14,877 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:14,885 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,077 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:15,078 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:15,140 INFO L85 PathProgramCache]: Analyzing trace with hash 1766430992, now seen corresponding path program 4 times [2024-04-27 09:22:15,140 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,140 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,145 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,154 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,154 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,154 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,158 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,166 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,264 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:15,264 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:15,308 INFO L85 PathProgramCache]: Analyzing trace with hash 1442454994, now seen corresponding path program 25 times [2024-04-27 09:22:15,308 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,308 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,312 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,320 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:15,320 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,320 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,324 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,332 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:15,425 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:15,425 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:15,466 INFO L85 PathProgramCache]: Analyzing trace with hash 1835576456, now seen corresponding path program 26 times [2024-04-27 09:22:15,466 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,466 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,484 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,484 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,484 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,488 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,501 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,601 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:15,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:15,661 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295392, now seen corresponding path program 5 times [2024-04-27 09:22:15,661 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,661 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,669 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,681 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,681 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,681 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,686 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,698 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,801 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:15,801 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:15,862 INFO L85 PathProgramCache]: Analyzing trace with hash -1242581110, now seen corresponding path program 5 times [2024-04-27 09:22:15,862 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,862 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,879 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,879 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:15,879 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:15,883 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:15,895 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:15,988 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:15,989 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:16,042 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295393, now seen corresponding path program 27 times [2024-04-27 09:22:16,042 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:16,042 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:16,047 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:16,057 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:16,057 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:16,057 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:16,061 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:16,071 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:16,164 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:16,164 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:16,227 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295393, now seen corresponding path program 28 times [2024-04-27 09:22:16,227 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:16,227 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:16,232 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:16,242 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:16,242 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:16,242 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:16,246 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:16,256 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:16,348 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:16,349 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:18,392 INFO L85 PathProgramCache]: Analyzing trace with hash 1029043471, now seen corresponding path program 29 times [2024-04-27 09:22:18,393 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:18,393 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:18,397 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:18,409 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:18,409 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:18,409 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:18,413 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:18,428 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:18,526 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:18,526 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:18,573 INFO L85 PathProgramCache]: Analyzing trace with hash 1029043471, now seen corresponding path program 30 times [2024-04-27 09:22:18,573 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:18,573 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:18,577 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:18,590 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:18,590 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:18,590 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:18,594 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:18,606 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:18,711 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:18,712 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:18,759 INFO L85 PathProgramCache]: Analyzing trace with hash -1235012236, now seen corresponding path program 31 times [2024-04-27 09:22:18,759 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:18,759 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:18,763 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:18,772 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:18,772 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:18,773 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:18,777 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:18,786 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:18,887 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:18,887 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:18,932 INFO L85 PathProgramCache]: Analyzing trace with hash 1835584322, now seen corresponding path program 32 times [2024-04-27 09:22:18,932 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:18,932 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:18,937 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:18,945 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:18,946 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:18,946 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:18,950 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:18,958 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:19,057 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:19,057 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:19,102 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431952, now seen corresponding path program 9 times [2024-04-27 09:22:19,102 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:19,102 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:19,106 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:19,114 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:19,115 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:19,115 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:19,119 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:19,127 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:19,228 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:19,229 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:19,272 INFO L85 PathProgramCache]: Analyzing trace with hash -1075184236, now seen corresponding path program 9 times [2024-04-27 09:22:19,273 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:19,273 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:19,277 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:19,285 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:19,285 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:19,285 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:19,289 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:19,297 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:19,486 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:19,486 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:19,531 INFO L85 PathProgramCache]: Analyzing trace with hash 1029027180, now seen corresponding path program 9 times [2024-04-27 09:22:19,531 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:19,531 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:19,536 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:19,544 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:19,544 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:19,544 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:19,548 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:19,556 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:19,655 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:19,656 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:21,697 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431953, now seen corresponding path program 33 times [2024-04-27 09:22:21,698 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:21,698 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:21,702 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:21,713 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:21,714 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:21,714 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:21,718 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:21,730 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:21,828 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:21,828 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:21,877 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431953, now seen corresponding path program 34 times [2024-04-27 09:22:21,877 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:21,877 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:21,881 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:21,893 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:21,893 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:21,893 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:21,897 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:21,909 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:22,009 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:22,009 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:22,054 INFO L85 PathProgramCache]: Analyzing trace with hash -1074943942, now seen corresponding path program 35 times [2024-04-27 09:22:22,054 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:22,054 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:22,058 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:22,069 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:22,069 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:22,069 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:22,074 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:22,085 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:22,192 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:22,192 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:22,931 INFO L85 PathProgramCache]: Analyzing trace with hash 1442455228, now seen corresponding path program 36 times [2024-04-27 09:22:22,931 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:22,931 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:22,935 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:22,947 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:22,947 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:22,947 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:22,951 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:22,963 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:23,069 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:23,069 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:23,128 INFO L85 PathProgramCache]: Analyzing trace with hash -802867016, now seen corresponding path program 5 times [2024-04-27 09:22:23,128 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,129 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,132 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,140 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:23,140 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,140 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,144 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,151 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:23,255 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:23,256 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:23,308 INFO L85 PathProgramCache]: Analyzing trace with hash 1538914140, now seen corresponding path program 6 times [2024-04-27 09:22:23,308 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,308 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,312 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,320 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:23,320 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,320 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,324 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,332 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:23,441 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:23,441 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:23,487 INFO L85 PathProgramCache]: Analyzing trace with hash -866061426, now seen corresponding path program 7 times [2024-04-27 09:22:23,487 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,487 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,491 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,501 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:23,501 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,502 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,506 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,516 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:23,633 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:23,633 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:23,680 INFO L85 PathProgramCache]: Analyzing trace with hash -148387076, now seen corresponding path program 8 times [2024-04-27 09:22:23,680 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,680 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,684 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,693 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:23,694 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,694 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,707 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:23,822 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:23,822 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:23,868 INFO L85 PathProgramCache]: Analyzing trace with hash -305715226, now seen corresponding path program 7 times [2024-04-27 09:22:23,868 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,869 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,873 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,883 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:23,883 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:23,883 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:23,887 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:23,897 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:24,013 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:24,014 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:24,078 INFO L85 PathProgramCache]: Analyzing trace with hash 549401940, now seen corresponding path program 8 times [2024-04-27 09:22:24,079 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,079 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,083 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,093 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:24,093 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,093 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,097 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,106 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:24,213 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:24,214 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:24,261 INFO L85 PathProgramCache]: Analyzing trace with hash -148258062, now seen corresponding path program 7 times [2024-04-27 09:22:24,261 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,261 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,275 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:24,275 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,275 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,279 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,289 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:24,391 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:24,392 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:24,437 INFO L85 PathProgramCache]: Analyzing trace with hash 1541743456, now seen corresponding path program 8 times [2024-04-27 09:22:24,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,438 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,442 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,451 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:24,451 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,451 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,454 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,463 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:24,571 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:24,572 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:24,636 INFO L85 PathProgramCache]: Analyzing trace with hash 866218078, now seen corresponding path program 3 times [2024-04-27 09:22:24,636 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,637 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,724 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,735 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:24,736 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,736 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,740 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,749 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:24,858 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:24,859 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:24,932 INFO L85 PathProgramCache]: Analyzing trace with hash -276193312, now seen corresponding path program 4 times [2024-04-27 09:22:24,933 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,933 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:24,937 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:24,997 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:24,997 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:24,997 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:25,003 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:25,018 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:25,135 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:25,135 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:25,286 INFO L85 PathProgramCache]: Analyzing trace with hash 28152492, now seen corresponding path program 3 times [2024-04-27 09:22:25,286 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:25,286 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:25,291 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:25,561 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 3 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:25,562 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:25,562 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:25,566 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:25,586 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 3 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:25,696 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:25,696 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:25,766 INFO L85 PathProgramCache]: Analyzing trace with hash -147456594, now seen corresponding path program 4 times [2024-04-27 09:22:25,766 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:25,766 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:25,770 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:25,784 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:25,784 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:25,784 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:25,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:25,801 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:25,910 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:25,910 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:25,965 INFO L85 PathProgramCache]: Analyzing trace with hash 549432692, now seen corresponding path program 25 times [2024-04-27 09:22:25,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:25,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:25,970 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:25,980 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:25,980 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:25,980 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:25,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:25,995 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:26,106 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:26,106 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:26,158 INFO L85 PathProgramCache]: Analyzing trace with hash 901356330, now seen corresponding path program 26 times [2024-04-27 09:22:26,159 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,159 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,163 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,176 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,176 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,176 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,181 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,194 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,308 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:26,309 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:26,377 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724738, now seen corresponding path program 5 times [2024-04-27 09:22:26,378 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,378 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,384 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,397 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,397 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,397 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,402 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,414 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,527 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:26,527 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:26,593 INFO L85 PathProgramCache]: Analyzing trace with hash -1379957332, now seen corresponding path program 5 times [2024-04-27 09:22:26,594 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,594 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,598 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,611 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,611 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,611 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,615 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,630 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,733 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:26,734 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:26,785 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724737, now seen corresponding path program 27 times [2024-04-27 09:22:26,786 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,786 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,790 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,801 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,801 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,801 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,806 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,817 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,919 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:26,919 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:26,968 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724737, now seen corresponding path program 28 times [2024-04-27 09:22:26,968 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,972 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,983 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:26,983 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:26,983 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:26,987 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:26,998 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:27,104 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:27,104 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:27,148 INFO L85 PathProgramCache]: Analyzing trace with hash 29076013, now seen corresponding path program 29 times [2024-04-27 09:22:27,148 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,148 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,153 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:27,165 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:27,166 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,166 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,171 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:27,186 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:27,292 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:27,292 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:27,348 INFO L85 PathProgramCache]: Analyzing trace with hash 29076013, now seen corresponding path program 30 times [2024-04-27 09:22:27,348 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,348 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,353 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:27,366 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:27,366 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,366 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,370 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:27,384 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:27,580 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:27,580 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:27,631 INFO L85 PathProgramCache]: Analyzing trace with hash -1372388458, now seen corresponding path program 31 times [2024-04-27 09:22:27,631 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,631 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:27,645 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:27,645 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,645 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,649 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:27,659 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:27,759 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:27,760 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:27,818 INFO L85 PathProgramCache]: Analyzing trace with hash 901364196, now seen corresponding path program 32 times [2024-04-27 09:22:27,818 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,818 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:27,832 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:27,832 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,832 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,836 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:27,845 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:27,949 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:27,949 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:27,993 INFO L85 PathProgramCache]: Analyzing trace with hash -147455634, now seen corresponding path program 9 times [2024-04-27 09:22:27,993 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:27,993 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:27,997 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:28,005 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:28,006 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:28,006 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:28,010 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:28,018 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:28,118 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:28,118 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:28,165 INFO L85 PathProgramCache]: Analyzing trace with hash -276157258, now seen corresponding path program 9 times [2024-04-27 09:22:28,165 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:28,165 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:28,169 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:28,178 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:28,178 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:28,178 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:28,182 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:28,190 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:28,288 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:28,288 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:28,335 INFO L85 PathProgramCache]: Analyzing trace with hash 29059722, now seen corresponding path program 9 times [2024-04-27 09:22:28,336 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:28,336 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:28,342 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:28,350 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:28,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:28,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:28,354 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:28,381 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:28,493 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:28,493 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:30,538 INFO L85 PathProgramCache]: Analyzing trace with hash -147455633, now seen corresponding path program 33 times [2024-04-27 09:22:30,539 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:30,539 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:30,543 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:30,554 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:30,555 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:30,555 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:30,558 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:30,570 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:30,670 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:30,671 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:30,721 INFO L85 PathProgramCache]: Analyzing trace with hash -147455633, now seen corresponding path program 34 times [2024-04-27 09:22:30,722 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:30,722 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:30,729 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:30,742 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:30,742 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:30,742 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:30,746 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:30,759 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:30,865 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:30,866 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:30,906 INFO L85 PathProgramCache]: Analyzing trace with hash -275916964, now seen corresponding path program 35 times [2024-04-27 09:22:30,907 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:30,907 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:30,911 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:30,921 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:30,921 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:30,921 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:30,925 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:30,935 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:31,033 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:31,033 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:22:31,210 INFO L85 PathProgramCache]: Analyzing trace with hash 549432926, now seen corresponding path program 36 times [2024-04-27 09:22:31,210 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:31,210 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:31,214 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:31,226 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:31,226 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:31,226 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:31,230 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:31,243 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:31,338 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:31,338 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:31,385 INFO L85 PathProgramCache]: Analyzing trace with hash -1965561510, now seen corresponding path program 5 times [2024-04-27 09:22:31,385 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:31,385 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:31,389 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:31,396 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:31,397 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:31,397 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:31,400 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:31,407 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:31,511 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:31,511 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:32,489 INFO L85 PathProgramCache]: Analyzing trace with hash 881002366, now seen corresponding path program 6 times [2024-04-27 09:22:32,489 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:32,489 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:32,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:32,500 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:32,500 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:32,500 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:32,504 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:32,511 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:32,606 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:32,606 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:32,628 INFO L85 PathProgramCache]: Analyzing trace with hash -1794914828, now seen corresponding path program 7 times [2024-04-27 09:22:32,628 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:32,628 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:32,632 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:32,641 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:32,641 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:32,641 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:32,645 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:32,653 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:32,744 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:32,744 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:32,766 INFO L85 PathProgramCache]: Analyzing trace with hash 784723546, now seen corresponding path program 8 times [2024-04-27 09:22:32,766 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:32,766 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:32,770 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:32,778 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:32,778 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:32,778 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:32,782 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:32,790 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:32,883 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:32,883 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:32,906 INFO L85 PathProgramCache]: Analyzing trace with hash -1444057016, now seen corresponding path program 7 times [2024-04-27 09:22:32,907 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:32,907 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:32,912 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:33,001 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:33,001 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:33,001 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:33,005 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:33,013 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:33,105 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:33,105 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:33,130 INFO L85 PathProgramCache]: Analyzing trace with hash -251781714, now seen corresponding path program 8 times [2024-04-27 09:22:33,131 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:33,131 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:33,136 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:33,147 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:33,147 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:33,147 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:33,151 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:33,174 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:33,280 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:33,281 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:33,304 INFO L85 PathProgramCache]: Analyzing trace with hash 784852440, now seen corresponding path program 7 times [2024-04-27 09:22:33,305 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:33,305 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:33,310 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:33,321 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:33,322 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:33,322 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:33,326 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:33,335 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:33,435 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:33,435 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:33,457 INFO L85 PathProgramCache]: Analyzing trace with hash 1377351486, now seen corresponding path program 8 times [2024-04-27 09:22:33,458 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:33,458 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:33,462 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:33,470 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:33,470 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:33,470 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:33,475 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:33,483 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:33,591 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:33,591 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:34,033 INFO L85 PathProgramCache]: Analyzing trace with hash 2136414520, now seen corresponding path program 3 times [2024-04-27 09:22:34,033 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:34,033 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:34,038 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:34,048 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:34,048 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:34,048 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:34,053 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:34,062 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:34,160 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:34,160 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:36,214 INFO L85 PathProgramCache]: Analyzing trace with hash -1414535102, now seen corresponding path program 4 times [2024-04-27 09:22:36,214 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:36,214 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:36,218 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:36,227 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:36,228 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:36,228 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:36,232 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:36,241 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:36,339 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:36,340 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:36,377 INFO L85 PathProgramCache]: Analyzing trace with hash -900823798, now seen corresponding path program 3 times [2024-04-27 09:22:36,377 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:36,377 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:36,381 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:36,390 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:36,390 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:36,391 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:36,395 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:36,404 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:36,507 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:36,507 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:36,555 INFO L85 PathProgramCache]: Analyzing trace with hash 785653908, now seen corresponding path program 4 times [2024-04-27 09:22:36,555 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:36,555 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:36,559 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:36,571 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:36,571 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:36,571 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:36,575 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:36,584 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:36,672 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:36,672 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:38,707 INFO L85 PathProgramCache]: Analyzing trace with hash -1414504350, now seen corresponding path program 29 times [2024-04-27 09:22:38,707 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:38,707 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:38,711 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:38,721 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:38,721 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:38,721 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:38,726 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:38,736 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:38,839 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:38,840 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:38,871 INFO L85 PathProgramCache]: Analyzing trace with hash -2129011578, now seen corresponding path program 30 times [2024-04-27 09:22:38,871 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:38,871 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:38,876 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:38,886 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:38,886 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:38,886 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:38,891 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:38,901 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:38,995 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:38,995 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:39,034 INFO L85 PathProgramCache]: Analyzing trace with hash 1885347772, now seen corresponding path program 31 times [2024-04-27 09:22:39,034 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,034 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,053 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,054 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,054 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,058 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,068 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,170 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:39,170 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:39,215 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761108, now seen corresponding path program 5 times [2024-04-27 09:22:39,215 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,215 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,220 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,230 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,230 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,230 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,235 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,245 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,344 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:39,345 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:39,397 INFO L85 PathProgramCache]: Analyzing trace with hash -656986690, now seen corresponding path program 5 times [2024-04-27 09:22:39,397 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,397 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,402 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,412 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,412 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,412 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,417 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,427 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,510 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:39,511 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:39,544 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 32 times [2024-04-27 09:22:39,544 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,544 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,549 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,559 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,559 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,559 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,573 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,660 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:39,661 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:39,691 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 33 times [2024-04-27 09:22:39,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,691 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,782 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,782 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,783 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,800 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,892 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:39,892 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:39,947 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 34 times [2024-04-27 09:22:39,947 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,947 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,952 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,961 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:39,962 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:39,962 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:39,966 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:39,976 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:40,069 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:40,069 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:40,097 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 35 times [2024-04-27 09:22:40,097 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,097 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,102 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,111 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:40,111 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,112 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,116 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,125 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:40,218 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:40,218 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:40,245 INFO L85 PathProgramCache]: Analyzing trace with hash -649536984, now seen corresponding path program 36 times [2024-04-27 09:22:40,245 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,245 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,250 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,260 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:22:40,260 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,260 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,264 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,274 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:22:40,365 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:40,365 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:40,385 INFO L85 PathProgramCache]: Analyzing trace with hash 1885355518, now seen corresponding path program 37 times [2024-04-27 09:22:40,385 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,385 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,390 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,400 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:40,400 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,400 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,404 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,414 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:40,502 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:40,503 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:40,532 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849380, now seen corresponding path program 9 times [2024-04-27 09:22:40,532 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,532 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,537 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,546 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:40,546 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,546 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,550 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,559 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:40,646 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:40,646 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:40,667 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690424, now seen corresponding path program 9 times [2024-04-27 09:22:40,667 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,667 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,671 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,680 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:40,681 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,681 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,685 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,694 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:40,785 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:40,785 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:40,806 INFO L85 PathProgramCache]: Analyzing trace with hash -1601762760, now seen corresponding path program 9 times [2024-04-27 09:22:40,806 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,807 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,811 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,820 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:40,820 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,820 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,824 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,833 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:40,923 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:40,923 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:40,947 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 38 times [2024-04-27 09:22:40,947 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,947 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,952 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,963 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:40,964 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:40,964 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:40,968 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:40,979 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:41,071 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:41,072 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:41,102 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 39 times [2024-04-27 09:22:41,103 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,103 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,108 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,117 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:41,117 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,117 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,122 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,133 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:41,227 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:41,227 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:41,263 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690392, now seen corresponding path program 40 times [2024-04-27 09:22:41,263 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,263 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,269 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,281 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:41,281 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,281 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,287 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,298 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:41,387 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:41,387 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:41,409 INFO L85 PathProgramCache]: Analyzing trace with hash 1890533380, now seen corresponding path program 41 times [2024-04-27 09:22:41,409 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,409 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,414 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,424 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:41,424 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,424 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,429 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,439 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:22:41,526 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:41,526 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:41,558 INFO L85 PathProgramCache]: Analyzing trace with hash -1575684618, now seen corresponding path program 42 times [2024-04-27 09:22:41,559 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,559 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,572 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:41,573 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,573 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,577 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,586 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:41,675 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:41,675 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:41,696 INFO L85 PathProgramCache]: Analyzing trace with hash 1618870162, now seen corresponding path program 7 times [2024-04-27 09:22:41,697 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,697 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,701 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,709 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:41,709 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,709 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,713 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,722 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:41,809 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:41,809 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:41,828 INFO L85 PathProgramCache]: Analyzing trace with hash -266471560, now seen corresponding path program 8 times [2024-04-27 09:22:41,829 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,829 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,841 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:41,841 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:41,841 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:41,924 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:41,937 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,030 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:42,031 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:42,053 INFO L85 PathProgramCache]: Analyzing trace with hash 328633066, now seen corresponding path program 7 times [2024-04-27 09:22:42,053 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:42,054 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:42,058 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:42,071 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,071 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:42,071 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:42,077 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:42,088 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,191 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:42,192 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:42,222 INFO L85 PathProgramCache]: Analyzing trace with hash 1376876752, now seen corresponding path program 8 times [2024-04-27 09:22:42,222 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:42,222 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:42,227 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:42,239 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,239 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:42,239 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:42,244 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:42,255 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,359 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:42,359 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:42,380 INFO L85 PathProgramCache]: Analyzing trace with hash -266342666, now seen corresponding path program 7 times [2024-04-27 09:22:42,380 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:42,380 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:42,384 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:42,392 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,392 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:42,392 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:42,396 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:42,405 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,496 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:42,496 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:42,516 INFO L85 PathProgramCache]: Analyzing trace with hash 1568436188, now seen corresponding path program 8 times [2024-04-27 09:22:42,516 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:42,516 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:42,520 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:42,528 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,528 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:42,528 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:42,532 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:42,539 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:42,638 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:42,638 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:44,684 INFO L85 PathProgramCache]: Analyzing trace with hash 589566810, now seen corresponding path program 3 times [2024-04-27 09:22:44,684 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:44,684 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:44,689 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:44,699 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:44,699 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:44,699 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:44,706 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:44,720 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:44,827 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:44,827 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:44,863 INFO L85 PathProgramCache]: Analyzing trace with hash 358154980, now seen corresponding path program 4 times [2024-04-27 09:22:44,863 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:44,863 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:44,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:44,876 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:44,876 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:44,876 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:44,880 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:44,888 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:44,988 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:44,989 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:45,028 INFO L85 PathProgramCache]: Analyzing trace with hash -1782006104, now seen corresponding path program 3 times [2024-04-27 09:22:45,028 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,028 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,033 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,042 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:45,042 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,042 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,047 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,056 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:45,162 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:45,162 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:45,213 INFO L85 PathProgramCache]: Analyzing trace with hash -265541198, now seen corresponding path program 4 times [2024-04-27 09:22:45,213 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,213 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,218 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,228 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:45,228 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,228 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,232 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,242 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:45,331 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:45,332 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:45,355 INFO L85 PathProgramCache]: Analyzing trace with hash -2026451634, now seen corresponding path program 29 times [2024-04-27 09:22:45,355 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,355 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,371 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:45,371 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,372 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,376 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,386 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:45,483 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:45,483 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:45,514 INFO L85 PathProgramCache]: Analyzing trace with hash 619119668, now seen corresponding path program 30 times [2024-04-27 09:22:45,514 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,514 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,518 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,528 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:45,528 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,528 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,532 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,541 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:45,630 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:45,630 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:45,660 INFO L85 PathProgramCache]: Analyzing trace with hash 358185732, now seen corresponding path program 31 times [2024-04-27 09:22:45,660 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,660 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,665 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,674 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:45,674 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,674 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,678 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,687 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:45,778 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:45,778 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:45,800 INFO L85 PathProgramCache]: Analyzing trace with hash 619108008, now seen corresponding path program 32 times [2024-04-27 09:22:45,800 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,800 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,804 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,814 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:45,814 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,814 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,818 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,827 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:45,917 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:45,917 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:45,949 INFO L85 PathProgramCache]: Analyzing trace with hash 318716126, now seen corresponding path program 33 times [2024-04-27 09:22:45,950 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,950 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,954 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,964 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:45,964 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:45,964 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:45,969 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:45,979 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,080 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:46,080 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:46,342 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265418, now seen corresponding path program 5 times [2024-04-27 09:22:46,342 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:46,342 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:46,347 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:46,356 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,356 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:46,356 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:46,361 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:46,371 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,467 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:46,467 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:46,517 INFO L85 PathProgramCache]: Analyzing trace with hash 1343522400, now seen corresponding path program 5 times [2024-04-27 09:22:46,517 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:46,517 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:46,522 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:46,531 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,532 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:46,532 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:46,537 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:46,548 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,636 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:46,636 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:46,669 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 34 times [2024-04-27 09:22:46,669 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:46,669 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:46,675 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:46,685 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,685 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:46,686 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:46,691 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:46,701 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,790 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:46,790 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:46,821 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 35 times [2024-04-27 09:22:46,821 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:46,821 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:46,826 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:46,836 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,836 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:46,836 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:46,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:46,864 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:46,951 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:46,951 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:47,003 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 36 times [2024-04-27 09:22:47,004 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,004 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,008 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,017 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:47,017 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,018 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,022 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,031 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:47,122 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:47,122 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:47,143 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 37 times [2024-04-27 09:22:47,143 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,144 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,157 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:47,157 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,157 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,161 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,170 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:47,262 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:47,262 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:47,292 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479162, now seen corresponding path program 9 times [2024-04-27 09:22:47,292 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,292 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,296 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,306 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,306 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,306 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,310 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,320 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,412 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:47,412 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:47,434 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655318, now seen corresponding path program 9 times [2024-04-27 09:22:47,434 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,434 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,439 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,448 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,448 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,448 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,453 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,462 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,550 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:47,550 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:47,583 INFO L85 PathProgramCache]: Analyzing trace with hash 1257194710, now seen corresponding path program 9 times [2024-04-27 09:22:47,583 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,583 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,587 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,596 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,597 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,597 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,601 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,610 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,695 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:47,695 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:22:47,725 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 38 times [2024-04-27 09:22:47,725 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,726 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,739 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,739 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,739 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,743 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,752 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,836 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:47,836 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:47,855 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 39 times [2024-04-27 09:22:47,856 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,856 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,860 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,869 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,869 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,869 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,873 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,882 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:47,966 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:47,966 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:47,986 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655286, now seen corresponding path program 40 times [2024-04-27 09:22:47,986 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:47,986 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:47,990 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:47,999 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:48,000 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:48,000 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:48,004 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:48,013 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:48,103 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:48,103 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:22:50,418 INFO L85 PathProgramCache]: Analyzing trace with hash 323901734, now seen corresponding path program 41 times [2024-04-27 09:22:50,418 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:50,418 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:50,423 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:50,432 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:50,432 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:50,432 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:50,437 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:50,446 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:50,532 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:50,532 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:50,560 INFO L85 PathProgramCache]: Analyzing trace with hash -2037649512, now seen corresponding path program 42 times [2024-04-27 09:22:50,560 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:50,560 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:50,565 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:50,574 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:50,575 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:50,575 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:50,650 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:50,661 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:50,759 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:50,760 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:50,804 INFO L85 PathProgramCache]: Analyzing trace with hash -329752206, now seen corresponding path program 37 times [2024-04-27 09:22:50,804 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:50,804 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:50,810 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:50,823 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:50,824 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:50,824 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:50,830 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:50,842 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:50,931 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:50,931 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:50,961 INFO L85 PathProgramCache]: Analyzing trace with hash 1572381610, now seen corresponding path program 38 times [2024-04-27 09:22:50,961 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:50,962 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:50,968 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:50,980 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:50,980 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:50,980 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:50,985 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:50,996 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:51,089 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:51,089 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:51,126 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189766, now seen corresponding path program 3 times [2024-04-27 09:22:51,126 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,127 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,131 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,143 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:51,143 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,143 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,159 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:51,250 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:51,250 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:51,270 INFO L85 PathProgramCache]: Analyzing trace with hash -769757396, now seen corresponding path program 3 times [2024-04-27 09:22:51,270 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,270 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,275 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,286 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:51,286 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,286 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,291 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,302 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:51,401 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:51,401 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:51,447 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189767, now seen corresponding path program 39 times [2024-04-27 09:22:51,447 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,447 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,452 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,487 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:51,487 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,487 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,492 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,526 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:51,620 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:51,620 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:51,656 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189767, now seen corresponding path program 40 times [2024-04-27 09:22:51,656 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,656 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,661 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,703 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:51,703 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,703 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,708 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,750 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 7 proven. 7 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:51,844 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:51,844 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:51,888 INFO L85 PathProgramCache]: Analyzing trace with hash -1057656683, now seen corresponding path program 41 times [2024-04-27 09:22:51,888 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,888 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,893 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,904 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:51,904 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:51,904 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:51,908 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:51,919 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:52,018 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:52,018 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:52,074 INFO L85 PathProgramCache]: Analyzing trace with hash -1057656683, now seen corresponding path program 42 times [2024-04-27 09:22:52,074 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,074 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,079 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,090 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:52,090 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,090 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,094 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,105 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:22:52,216 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:52,216 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:52,263 INFO L85 PathProgramCache]: Analyzing trace with hash -764512236, now seen corresponding path program 43 times [2024-04-27 09:22:52,263 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,263 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,268 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,279 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:52,279 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,280 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,284 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,296 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:52,395 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:52,395 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:52,437 INFO L85 PathProgramCache]: Analyzing trace with hash 1572387074, now seen corresponding path program 44 times [2024-04-27 09:22:52,437 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,437 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,442 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,514 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:52,515 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,515 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,520 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,532 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:52,631 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:52,631 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:52,693 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383686, now seen corresponding path program 3 times [2024-04-27 09:22:52,693 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,709 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:52,709 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,709 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,713 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,723 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:52,824 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:52,825 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:52,870 INFO L85 PathProgramCache]: Analyzing trace with hash 935713396, now seen corresponding path program 3 times [2024-04-27 09:22:52,870 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,870 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,874 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,885 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:52,885 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:52,885 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:52,889 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:52,900 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:53,005 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:53,005 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:53,051 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383685, now seen corresponding path program 45 times [2024-04-27 09:22:53,052 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,052 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,056 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,067 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:53,067 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,067 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,071 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,082 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:53,184 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:53,184 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:53,219 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383685, now seen corresponding path program 46 times [2024-04-27 09:22:53,219 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,219 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,224 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,234 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:53,234 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,234 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,239 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,249 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:22:53,340 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:53,340 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:53,370 INFO L85 PathProgramCache]: Analyzing trace with hash 935477016, now seen corresponding path program 47 times [2024-04-27 09:22:53,370 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,370 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,374 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,403 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:53,403 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,403 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,408 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,436 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:53,530 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:53,530 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:53,549 INFO L85 PathProgramCache]: Analyzing trace with hash -329752450, now seen corresponding path program 48 times [2024-04-27 09:22:53,550 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,550 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,554 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,573 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 4 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:53,573 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,573 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,578 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,596 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 4 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:53,692 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:53,692 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:53,712 INFO L85 PathProgramCache]: Analyzing trace with hash 1700856378, now seen corresponding path program 49 times [2024-04-27 09:22:53,713 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,713 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,717 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,735 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:53,735 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,735 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,739 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,756 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:53,856 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:53,857 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:53,903 INFO L85 PathProgramCache]: Analyzing trace with hash -1859556964, now seen corresponding path program 50 times [2024-04-27 09:22:53,903 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,903 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,907 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,917 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:53,917 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:53,917 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:53,921 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:53,932 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:54,034 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:54,034 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:54,079 INFO L85 PathProgramCache]: Analyzing trace with hash 1826652934, now seen corresponding path program 41 times [2024-04-27 09:22:54,080 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:54,080 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:54,084 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:54,094 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:54,094 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:54,094 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:54,099 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:54,109 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:54,196 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:54,197 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:54,222 INFO L85 PathProgramCache]: Analyzing trace with hash 862837566, now seen corresponding path program 42 times [2024-04-27 09:22:54,223 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:54,223 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:54,227 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:54,238 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:54,238 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:54,238 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:54,244 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:54,255 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:54,413 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:54,414 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:54,447 INFO L85 PathProgramCache]: Analyzing trace with hash 978160882, now seen corresponding path program 3 times [2024-04-27 09:22:54,448 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:54,448 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:54,452 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:54,464 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:54,464 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:54,464 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:54,469 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:54,480 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:54,571 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:54,571 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:54,598 INFO L85 PathProgramCache]: Analyzing trace with hash 258216384, now seen corresponding path program 3 times [2024-04-27 09:22:54,598 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:54,598 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:54,603 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:54,614 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:54,614 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:54,614 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:54,619 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:54,629 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:54,729 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:54,730 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:56,778 INFO L85 PathProgramCache]: Analyzing trace with hash 978160883, now seen corresponding path program 43 times [2024-04-27 09:22:56,778 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:56,778 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:56,784 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:56,831 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:56,832 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:56,832 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:56,838 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:56,875 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:56,981 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:56,981 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:57,046 INFO L85 PathProgramCache]: Analyzing trace with hash 978160883, now seen corresponding path program 44 times [2024-04-27 09:22:57,046 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:57,046 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:57,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:57,095 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:57,095 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:57,095 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:57,101 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:57,144 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:22:57,253 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:57,254 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:57,614 INFO L85 PathProgramCache]: Analyzing trace with hash 582022785, now seen corresponding path program 45 times [2024-04-27 09:22:57,614 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:57,614 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:57,619 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:57,630 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:57,631 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:57,631 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:57,637 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:57,650 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:57,758 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:57,759 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:57,799 INFO L85 PathProgramCache]: Analyzing trace with hash 582022785, now seen corresponding path program 46 times [2024-04-27 09:22:57,799 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:57,800 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:57,805 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:57,816 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:57,817 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:57,817 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:57,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:57,837 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:22:57,945 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:57,945 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:58,699 INFO L85 PathProgramCache]: Analyzing trace with hash 263461544, now seen corresponding path program 47 times [2024-04-27 09:22:58,699 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:58,699 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:58,705 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:58,717 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:58,717 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:58,717 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:58,723 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:58,735 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:58,849 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:58,850 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:58,921 INFO L85 PathProgramCache]: Analyzing trace with hash 862843030, now seen corresponding path program 48 times [2024-04-27 09:22:58,921 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:58,921 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:58,927 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:58,952 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:58,952 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:58,952 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:58,957 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:58,969 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:22:59,077 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:59,077 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:59,134 INFO L85 PathProgramCache]: Analyzing trace with hash 791666214, now seen corresponding path program 3 times [2024-04-27 09:22:59,134 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,134 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,140 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,154 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:59,154 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,154 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,160 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,174 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:59,273 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:59,273 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:59,319 INFO L85 PathProgramCache]: Analyzing trace with hash -1228151032, now seen corresponding path program 3 times [2024-04-27 09:22:59,319 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,319 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,324 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,334 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:59,334 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,335 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,404 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,414 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:22:59,511 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:59,511 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:22:59,558 INFO L85 PathProgramCache]: Analyzing trace with hash 791666215, now seen corresponding path program 49 times [2024-04-27 09:22:59,558 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,558 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,574 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:59,574 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,574 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,578 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,589 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:59,691 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:59,691 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:59,730 INFO L85 PathProgramCache]: Analyzing trace with hash 791666215, now seen corresponding path program 50 times [2024-04-27 09:22:59,730 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,730 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,735 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,748 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:59,748 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,748 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,753 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,764 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:22:59,866 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:22:59,866 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:22:59,887 INFO L85 PathProgramCache]: Analyzing trace with hash -1228387412, now seen corresponding path program 51 times [2024-04-27 09:22:59,887 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,888 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,893 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,924 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:22:59,924 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:22:59,924 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:22:59,928 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:22:59,958 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:00,047 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:00,048 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:00,070 INFO L85 PathProgramCache]: Analyzing trace with hash 1826652690, now seen corresponding path program 52 times [2024-04-27 09:23:00,070 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,070 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,075 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,094 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:23:00,094 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,094 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,099 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,118 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:23:00,224 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:00,225 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:00,246 INFO L85 PathProgramCache]: Analyzing trace with hash -222229042, now seen corresponding path program 53 times [2024-04-27 09:23:00,246 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,246 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,250 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,269 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:00,269 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,269 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,273 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,295 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:00,404 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:00,404 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:00,458 INFO L85 PathProgramCache]: Analyzing trace with hash 1186258992, now seen corresponding path program 54 times [2024-04-27 09:23:00,458 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,458 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,463 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,473 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:00,473 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,473 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,479 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,493 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:00,604 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:00,604 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:00,667 INFO L85 PathProgramCache]: Analyzing trace with hash -1735684010, now seen corresponding path program 41 times [2024-04-27 09:23:00,667 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,667 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,672 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,683 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:23:00,683 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,683 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,688 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,701 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:23:00,797 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:00,797 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:00,825 INFO L85 PathProgramCache]: Analyzing trace with hash 1295106190, now seen corresponding path program 42 times [2024-04-27 09:23:00,825 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,825 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,830 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,841 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:00,841 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,841 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,858 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:00,946 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:00,946 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:00,978 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586338, now seen corresponding path program 3 times [2024-04-27 09:23:00,979 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,979 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:00,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:00,995 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:00,995 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:00,995 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:01,000 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:01,011 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:01,106 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:01,106 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:01,126 INFO L85 PathProgramCache]: Analyzing trace with hash -943463664, now seen corresponding path program 3 times [2024-04-27 09:23:01,126 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:01,126 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:01,131 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:01,142 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:01,143 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:01,143 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:01,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:01,158 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:01,329 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:01,329 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:01,386 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586339, now seen corresponding path program 43 times [2024-04-27 09:23:01,386 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:01,386 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:01,392 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:01,445 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:23:01,445 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:01,445 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:01,450 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:01,492 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:23:01,622 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:01,623 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:01,713 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586339, now seen corresponding path program 44 times [2024-04-27 09:23:01,713 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:01,714 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:01,719 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:01,772 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:23:01,773 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:01,773 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:01,778 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:01,825 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:23:01,946 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:01,946 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:01,998 INFO L85 PathProgramCache]: Analyzing trace with hash -650959055, now seen corresponding path program 45 times [2024-04-27 09:23:01,999 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:01,999 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:02,004 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:02,018 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:02,018 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:02,018 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:02,023 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:02,036 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:02,157 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:02,158 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:02,203 INFO L85 PathProgramCache]: Analyzing trace with hash -650959055, now seen corresponding path program 46 times [2024-04-27 09:23:02,203 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:02,203 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:02,209 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:02,222 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:02,222 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:02,223 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:02,228 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:02,240 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:02,368 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:02,368 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:03,078 INFO L85 PathProgramCache]: Analyzing trace with hash -938218504, now seen corresponding path program 47 times [2024-04-27 09:23:03,078 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,078 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,083 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,095 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:03,095 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,095 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,100 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,112 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:03,225 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:03,225 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:03,278 INFO L85 PathProgramCache]: Analyzing trace with hash 1295111654, now seen corresponding path program 48 times [2024-04-27 09:23:03,279 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,279 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,285 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,298 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:23:03,298 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,298 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,304 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,315 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:23:03,419 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:03,419 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:03,470 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370646, now seen corresponding path program 3 times [2024-04-27 09:23:03,470 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,471 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,475 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,485 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:23:03,486 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,486 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,490 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,500 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:23:03,600 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:03,601 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:03,646 INFO L85 PathProgramCache]: Analyzing trace with hash -1545019304, now seen corresponding path program 3 times [2024-04-27 09:23:03,647 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,647 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,662 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:23:03,662 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,662 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,678 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:23:03,788 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:03,788 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:03,835 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370647, now seen corresponding path program 49 times [2024-04-27 09:23:03,835 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,835 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,840 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,855 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:03,855 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:03,855 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:03,860 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:03,872 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:04,042 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:04,042 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:04,095 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370647, now seen corresponding path program 50 times [2024-04-27 09:23:04,095 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,095 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,100 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,110 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:04,111 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,111 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,115 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,126 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:04,217 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:04,217 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:04,238 INFO L85 PathProgramCache]: Analyzing trace with hash -1545255684, now seen corresponding path program 51 times [2024-04-27 09:23:04,238 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,238 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,243 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,272 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:04,273 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,273 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,277 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,306 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:04,394 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:04,394 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:04,425 INFO L85 PathProgramCache]: Analyzing trace with hash -1735684254, now seen corresponding path program 52 times [2024-04-27 09:23:04,425 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,425 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,429 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,449 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:23:04,449 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,449 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,454 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,473 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:23:04,566 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:04,566 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:04,594 INFO L85 PathProgramCache]: Analyzing trace with hash 1378304798, now seen corresponding path program 53 times [2024-04-27 09:23:04,594 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,594 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,598 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,616 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:04,616 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,616 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,621 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,638 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 1 proven. 8 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:04,742 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:04,742 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:04,788 INFO L85 PathProgramCache]: Analyzing trace with hash 1700987264, now seen corresponding path program 54 times [2024-04-27 09:23:04,789 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,789 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,793 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,803 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:04,803 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,803 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,808 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,818 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:04,916 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:04,917 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:04,960 INFO L85 PathProgramCache]: Analyzing trace with hash -1567456390, now seen corresponding path program 13 times [2024-04-27 09:23:04,961 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,961 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,965 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:04,980 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:04,980 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:04,980 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:04,985 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:05,000 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:05,114 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:05,114 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:05,179 INFO L85 PathProgramCache]: Analyzing trace with hash 1207933660, now seen corresponding path program 14 times [2024-04-27 09:23:05,179 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:05,179 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:05,184 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:05,647 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:05,647 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:05,647 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:05,652 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:05,686 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:05,786 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:05,786 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:06,024 INFO L85 PathProgramCache]: Analyzing trace with hash -1225892396, now seen corresponding path program 15 times [2024-04-27 09:23:06,025 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:06,025 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:06,031 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:06,529 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:06,529 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:06,529 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:06,535 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:06,588 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:06,709 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:06,709 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:06,774 INFO L85 PathProgramCache]: Analyzing trace with hash 652041500, now seen corresponding path program 1 times [2024-04-27 09:23:06,774 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:06,774 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:06,780 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:06,833 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:06,833 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:06,834 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:06,839 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:06,893 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:07,008 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:07,009 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:07,064 INFO L85 PathProgramCache]: Analyzing trace with hash -1261549866, now seen corresponding path program 1 times [2024-04-27 09:23:07,064 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:07,064 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:07,070 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:07,122 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:07,122 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:07,122 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:07,128 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:07,181 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:07,316 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:07,316 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:07,392 INFO L85 PathProgramCache]: Analyzing trace with hash 652041501, now seen corresponding path program 16 times [2024-04-27 09:23:07,392 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:07,392 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:07,398 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:07,826 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:07,826 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:07,826 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:07,832 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:07,875 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:08,002 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:08,003 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:08,081 INFO L85 PathProgramCache]: Analyzing trace with hash 652041501, now seen corresponding path program 17 times [2024-04-27 09:23:08,081 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:08,081 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:08,086 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:08,364 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:08,365 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:08,365 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:08,370 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:08,417 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:08,542 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:08,543 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:08,606 INFO L85 PathProgramCache]: Analyzing trace with hash -1979207585, now seen corresponding path program 18 times [2024-04-27 09:23:08,607 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:08,607 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:08,612 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:08,937 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:08,938 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:08,938 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:08,943 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:08,982 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:09,093 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:09,093 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:09,171 INFO L85 PathProgramCache]: Analyzing trace with hash -1979207585, now seen corresponding path program 19 times [2024-04-27 09:23:09,171 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:09,171 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:09,177 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:09,228 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:09,228 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:09,228 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:09,235 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:09,282 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:09,404 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:09,405 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:09,854 INFO L85 PathProgramCache]: Analyzing trace with hash -1256483458, now seen corresponding path program 20 times [2024-04-27 09:23:09,854 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:09,854 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:09,859 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:10,229 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 10 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:10,229 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:10,229 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:10,235 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:10,278 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 10 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:10,389 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:10,389 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:10,452 INFO L85 PathProgramCache]: Analyzing trace with hash -1225887112, now seen corresponding path program 21 times [2024-04-27 09:23:10,452 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:10,452 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:10,458 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:10,558 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:10,558 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:10,558 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:10,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:10,602 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:10,709 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:10,709 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:10,775 INFO L85 PathProgramCache]: Analyzing trace with hash -1208762096, now seen corresponding path program 1 times [2024-04-27 09:23:10,775 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:10,775 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:10,780 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:10,872 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:10,872 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:10,873 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:10,878 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:10,926 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:11,056 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:11,057 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:11,133 INFO L85 PathProgramCache]: Analyzing trace with hash 1183080798, now seen corresponding path program 1 times [2024-04-27 09:23:11,133 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:11,133 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:11,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:11,223 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:11,224 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:11,224 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:11,229 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:11,267 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:11,405 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:11,405 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:11,481 INFO L85 PathProgramCache]: Analyzing trace with hash -1208762095, now seen corresponding path program 22 times [2024-04-27 09:23:11,481 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:11,481 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:11,487 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:11,596 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 10 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:11,597 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:11,597 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:11,604 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:11,656 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 10 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:11,790 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:11,790 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:14,260 INFO L85 PathProgramCache]: Analyzing trace with hash -1208762095, now seen corresponding path program 23 times [2024-04-27 09:23:14,260 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:14,260 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:14,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:14,617 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 7 proven. 12 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:14,617 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:14,617 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:14,623 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:14,667 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 7 proven. 12 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:14,780 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:14,781 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:14,827 INFO L85 PathProgramCache]: Analyzing trace with hash 1183080830, now seen corresponding path program 24 times [2024-04-27 09:23:14,827 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:14,827 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:14,832 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:14,994 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 10 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:14,995 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:14,995 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:15,000 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:15,037 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 10 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:15,139 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:15,139 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:15,249 INFO L85 PathProgramCache]: Analyzing trace with hash -1236734884, now seen corresponding path program 25 times [2024-04-27 09:23:15,249 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:15,249 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:15,255 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:15,271 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:15,271 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:15,271 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:15,277 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:15,293 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:15,395 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:15,395 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:15,446 INFO L85 PathProgramCache]: Analyzing trace with hash 1183069286, now seen corresponding path program 26 times [2024-04-27 09:23:15,446 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:15,446 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:15,452 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:15,468 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:23:15,469 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:15,469 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:15,475 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:15,495 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:23:15,615 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:15,615 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:15,696 INFO L85 PathProgramCache]: Analyzing trace with hash -608680300, now seen corresponding path program 13 times [2024-04-27 09:23:15,696 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:15,696 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:15,701 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:15,795 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 3 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:23:15,795 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:15,795 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:15,800 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:15,816 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 3 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:23:15,929 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:15,929 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:16,003 INFO L85 PathProgramCache]: Analyzing trace with hash 1420594070, now seen corresponding path program 14 times [2024-04-27 09:23:16,003 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,003 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,008 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,025 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 3 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:23:16,026 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,026 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,031 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,049 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 3 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:23:16,153 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:16,153 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:16,189 INFO L85 PathProgramCache]: Analyzing trace with hash -101314932, now seen corresponding path program 15 times [2024-04-27 09:23:16,189 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,194 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,209 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:16,209 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,209 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,214 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,228 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:23:16,343 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:16,343 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:16,408 INFO L85 PathProgramCache]: Analyzing trace with hash 1420601710, now seen corresponding path program 16 times [2024-04-27 09:23:16,408 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,408 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,413 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,445 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:16,445 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,445 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,451 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,482 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:16,586 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:16,587 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:16,629 INFO L85 PathProgramCache]: Analyzing trace with hash 1919800166, now seen corresponding path program 17 times [2024-04-27 09:23:16,629 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,629 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,682 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:16,682 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,682 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,687 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,734 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:16,830 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:16,830 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:16,883 INFO L85 PathProgramCache]: Analyzing trace with hash -615736886, now seen corresponding path program 1 times [2024-04-27 09:23:16,884 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,884 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,889 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,938 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:16,938 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:16,938 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:16,944 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:16,995 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:17,097 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:17,098 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:17,160 INFO L85 PathProgramCache]: Analyzing trace with hash -1907974168, now seen corresponding path program 1 times [2024-04-27 09:23:17,160 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:17,160 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:17,166 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:17,214 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:17,214 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:17,214 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:17,219 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:17,328 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:17,455 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:17,455 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:17,516 INFO L85 PathProgramCache]: Analyzing trace with hash -615736885, now seen corresponding path program 18 times [2024-04-27 09:23:17,516 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:17,517 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:17,523 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:17,730 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 9 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:17,731 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:17,731 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:17,737 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:17,792 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 9 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:17,919 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:17,920 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:17,998 INFO L85 PathProgramCache]: Analyzing trace with hash -615736885, now seen corresponding path program 19 times [2024-04-27 09:23:17,999 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:17,999 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:18,005 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:18,060 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:18,060 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:18,060 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:18,066 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:18,123 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:18,251 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:18,251 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:18,334 INFO L85 PathProgramCache]: Analyzing trace with hash -1462091635, now seen corresponding path program 20 times [2024-04-27 09:23:18,334 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:18,334 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:18,340 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:18,383 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 8 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:18,383 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:18,383 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:18,389 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:18,432 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 8 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:18,574 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:18,574 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:18,634 INFO L85 PathProgramCache]: Analyzing trace with hash -1462091635, now seen corresponding path program 21 times [2024-04-27 09:23:18,634 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:18,635 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:18,640 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:18,686 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:18,686 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:18,686 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:18,691 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:18,752 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:18,953 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:18,953 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:19,023 INFO L85 PathProgramCache]: Analyzing trace with hash 1088980158, now seen corresponding path program 1 times [2024-04-27 09:23:19,023 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:19,023 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:19,028 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:19,134 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:19,134 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:19,134 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:19,141 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:19,244 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:19,376 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:19,376 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:19,438 INFO L85 PathProgramCache]: Analyzing trace with hash -601353360, now seen corresponding path program 1 times [2024-04-27 09:23:19,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:19,438 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:19,444 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:19,478 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:19,478 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:19,478 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:19,483 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:19,518 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:19,630 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:19,630 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:19,703 INFO L85 PathProgramCache]: Analyzing trace with hash 1088980159, now seen corresponding path program 22 times [2024-04-27 09:23:19,703 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:19,703 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:19,708 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:19,744 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:19,744 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:19,744 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:19,749 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:19,784 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:19,889 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:19,889 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:21,946 INFO L85 PathProgramCache]: Analyzing trace with hash 1088980159, now seen corresponding path program 23 times [2024-04-27 09:23:21,946 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:21,946 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:21,952 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:21,996 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:21,997 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:21,997 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:22,002 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:22,047 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:22,160 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:22,161 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:22,233 INFO L85 PathProgramCache]: Analyzing trace with hash -601353328, now seen corresponding path program 24 times [2024-04-27 09:23:22,233 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:22,233 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:22,239 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:22,368 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:22,368 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:22,368 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:22,374 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:22,410 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:23:22,522 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:22,522 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:23,840 INFO L85 PathProgramCache]: Analyzing trace with hash 1908957678, now seen corresponding path program 25 times [2024-04-27 09:23:23,840 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:23,841 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:23,846 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:23,862 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:23:23,863 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:23,863 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:23,870 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:23,887 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:23:23,988 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:23,988 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:24,460 INFO L85 PathProgramCache]: Analyzing trace with hash -601364872, now seen corresponding path program 26 times [2024-04-27 09:23:24,460 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:24,460 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:24,465 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:24,480 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:24,481 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:24,481 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:24,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:24,552 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:23:24,640 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:24,640 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:24,667 INFO L85 PathProgramCache]: Analyzing trace with hash -222198290, now seen corresponding path program 193 times [2024-04-27 09:23:24,668 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:24,668 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:24,673 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:24,673 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:24,674 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:24,774 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:24,775 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:24,819 INFO L85 PathProgramCache]: Analyzing trace with hash 1215811664, now seen corresponding path program 194 times [2024-04-27 09:23:24,820 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:24,820 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:24,825 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:24,825 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:24,827 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:24,918 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:24,919 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:24,941 INFO L85 PathProgramCache]: Analyzing trace with hash -1397952510, now seen corresponding path program 195 times [2024-04-27 09:23:24,941 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:24,941 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:24,947 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:24,947 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:24,950 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,047 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:25,047 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:25,091 INFO L85 PathProgramCache]: Analyzing trace with hash 892405092, now seen corresponding path program 196 times [2024-04-27 09:23:25,091 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:25,092 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:25,112 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,112 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:25,115 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,225 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:25,226 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:25,271 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162552, now seen corresponding path program 197 times [2024-04-27 09:23:25,271 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:25,271 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:25,277 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,278 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:25,280 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,372 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:25,372 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:25,401 INFO L85 PathProgramCache]: Analyzing trace with hash -1478766534, now seen corresponding path program 198 times [2024-04-27 09:23:25,401 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:25,401 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:25,409 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,409 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:25,413 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,507 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:25,508 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:25,534 INFO L85 PathProgramCache]: Analyzing trace with hash 539539038, now seen corresponding path program 199 times [2024-04-27 09:23:25,535 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:25,535 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:25,557 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,557 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:25,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:25,702 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:25,703 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:25,743 INFO L85 PathProgramCache]: Analyzing trace with hash -454158894, now seen corresponding path program 13 times [2024-04-27 09:23:25,743 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:25,743 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:25,750 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:25,774 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:23:25,774 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:25,774 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:25,781 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:25,806 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:23:25,913 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:25,913 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:25,938 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023712, now seen corresponding path program 13 times [2024-04-27 09:23:25,938 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:25,939 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:25,954 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:25,982 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:23:25,982 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:25,982 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:25,990 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:26,018 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:23:26,144 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:26,145 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:26,200 INFO L85 PathProgramCache]: Analyzing trace with hash -454158893, now seen corresponding path program 200 times [2024-04-27 09:23:26,200 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:26,200 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:26,209 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,210 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:26,214 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,341 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:26,342 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:26,386 INFO L85 PathProgramCache]: Analyzing trace with hash -454158893, now seen corresponding path program 201 times [2024-04-27 09:23:26,386 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:26,386 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:26,395 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,395 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:26,399 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,508 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:26,509 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:26,544 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023680, now seen corresponding path program 202 times [2024-04-27 09:23:26,544 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:26,544 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:26,553 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,553 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:26,557 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,673 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:26,673 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:26,709 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971682, now seen corresponding path program 55 times [2024-04-27 09:23:26,710 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:26,710 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:26,724 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,725 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:26,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,855 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:26,855 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:26,881 INFO L85 PathProgramCache]: Analyzing trace with hash -700485310, now seen corresponding path program 55 times [2024-04-27 09:23:26,881 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:26,882 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:26,891 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:26,891 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:26,896 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:27,003 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:27,004 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:27,031 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971683, now seen corresponding path program 203 times [2024-04-27 09:23:27,032 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,032 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:27,068 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:27,069 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,069 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,076 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:27,115 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:27,218 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:27,219 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:27,244 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971683, now seen corresponding path program 204 times [2024-04-27 09:23:27,244 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,244 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:27,252 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:27,257 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:27,372 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:27,372 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:27,399 INFO L85 PathProgramCache]: Analyzing trace with hash -700485267, now seen corresponding path program 14 times [2024-04-27 09:23:27,399 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,399 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,407 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:27,505 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:27,506 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,506 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,512 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:27,537 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:27,633 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:27,633 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:27,667 INFO L85 PathProgramCache]: Analyzing trace with hash -700485267, now seen corresponding path program 15 times [2024-04-27 09:23:27,667 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,668 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,674 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:27,700 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:23:27,700 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,700 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,707 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:27,733 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:23:27,824 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:27,825 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:27,956 INFO L85 PathProgramCache]: Analyzing trace with hash -240206683, now seen corresponding path program 14 times [2024-04-27 09:23:27,956 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,956 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,963 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:27,991 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:27,991 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:27,991 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:27,998 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:28,025 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:28,120 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:28,120 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:28,141 INFO L85 PathProgramCache]: Analyzing trace with hash -240206683, now seen corresponding path program 15 times [2024-04-27 09:23:28,141 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:28,141 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:28,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:28,174 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:23:28,174 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:28,174 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:28,181 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:28,208 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:23:28,316 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:28,316 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:28,363 INFO L85 PathProgramCache]: Analyzing trace with hash -700485266, now seen corresponding path program 205 times [2024-04-27 09:23:28,363 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:28,363 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:28,372 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:28,372 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:28,376 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:28,481 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:28,481 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:28,537 INFO L85 PathProgramCache]: Analyzing trace with hash -700485266, now seen corresponding path program 206 times [2024-04-27 09:23:28,537 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:28,537 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:28,545 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:28,545 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:28,549 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:28,649 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:28,649 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:28,706 INFO L85 PathProgramCache]: Analyzing trace with hash -700485266, now seen corresponding path program 207 times [2024-04-27 09:23:28,706 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:28,706 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:28,713 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:28,738 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:28,738 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:28,738 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:28,745 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:28,770 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:28,870 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:28,870 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:28,905 INFO L85 PathProgramCache]: Analyzing trace with hash -700485266, now seen corresponding path program 208 times [2024-04-27 09:23:28,905 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:28,905 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:28,964 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:28,964 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:28,969 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:29,074 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:29,074 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:29,120 INFO L85 PathProgramCache]: Analyzing trace with hash -494927374, now seen corresponding path program 209 times [2024-04-27 09:23:29,121 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:29,121 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:29,132 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:29,132 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:29,137 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:29,242 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:29,242 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:31,291 INFO L85 PathProgramCache]: Analyzing trace with hash -492134592, now seen corresponding path program 210 times [2024-04-27 09:23:31,292 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:31,292 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:31,302 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,302 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:31,307 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,401 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:31,401 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:31,429 INFO L85 PathProgramCache]: Analyzing trace with hash -353584342, now seen corresponding path program 211 times [2024-04-27 09:23:31,429 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:31,430 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:31,440 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,440 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:31,445 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,545 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:31,545 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:31,590 INFO L85 PathProgramCache]: Analyzing trace with hash -492132724, now seen corresponding path program 212 times [2024-04-27 09:23:31,590 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:31,590 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:31,599 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,599 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:31,604 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,699 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:31,700 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:31,730 INFO L85 PathProgramCache]: Analyzing trace with hash -1462842428, now seen corresponding path program 213 times [2024-04-27 09:23:31,730 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:31,730 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:31,741 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,741 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:31,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,839 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:31,839 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:31,867 INFO L85 PathProgramCache]: Analyzing trace with hash 1896525100, now seen corresponding path program 16 times [2024-04-27 09:23:31,867 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:31,867 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:31,880 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,880 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:31,886 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:31,977 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:31,977 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:31,997 INFO L85 PathProgramCache]: Analyzing trace with hash -1337263930, now seen corresponding path program 16 times [2024-04-27 09:23:31,997 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:31,997 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:32,009 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,009 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:32,015 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,115 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:32,115 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:32,157 INFO L85 PathProgramCache]: Analyzing trace with hash 1896525101, now seen corresponding path program 214 times [2024-04-27 09:23:32,157 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:32,157 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:32,167 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,167 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:32,174 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,276 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:32,277 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:32,313 INFO L85 PathProgramCache]: Analyzing trace with hash 1896525101, now seen corresponding path program 215 times [2024-04-27 09:23:32,313 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:32,313 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:32,325 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,325 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:32,331 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,433 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:32,433 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:32,476 INFO L85 PathProgramCache]: Analyzing trace with hash 1892474171, now seen corresponding path program 216 times [2024-04-27 09:23:32,476 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:32,476 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:32,490 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,490 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:32,550 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,692 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:32,692 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:32,753 INFO L85 PathProgramCache]: Analyzing trace with hash 1892474171, now seen corresponding path program 217 times [2024-04-27 09:23:32,753 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:32,753 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:32,766 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,766 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:32,776 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:32,968 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:32,968 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:33,025 INFO L85 PathProgramCache]: Analyzing trace with hash 1923754848, now seen corresponding path program 13 times [2024-04-27 09:23:33,025 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:33,025 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:33,037 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:33,236 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 4 proven. 13 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:23:33,237 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:33,237 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:33,245 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:33,290 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 4 proven. 13 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:23:33,410 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:33,410 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:33,465 INFO L85 PathProgramCache]: Analyzing trace with hash -493141746, now seen corresponding path program 9 times [2024-04-27 09:23:33,465 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:33,465 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:33,473 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:33,519 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 4 proven. 13 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:23:33,519 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:33,519 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:33,527 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:33,573 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 4 proven. 13 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:23:33,693 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:33,694 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:33,747 INFO L85 PathProgramCache]: Analyzing trace with hash 1923754849, now seen corresponding path program 218 times [2024-04-27 09:23:33,747 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:33,748 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:33,758 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:33,758 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:33,766 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:33,894 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:33,895 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:33,985 INFO L85 PathProgramCache]: Analyzing trace with hash 1923754849, now seen corresponding path program 219 times [2024-04-27 09:23:33,985 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:33,985 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:33,992 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:34,032 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:34,032 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:34,032 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:34,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:34,078 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:34,198 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:34,199 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:34,309 INFO L85 PathProgramCache]: Analyzing trace with hash -493141714, now seen corresponding path program 220 times [2024-04-27 09:23:34,309 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:34,309 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:34,319 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:34,320 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:34,325 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:34,439 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:34,440 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:34,476 INFO L85 PathProgramCache]: Analyzing trace with hash -1468322356, now seen corresponding path program 221 times [2024-04-27 09:23:34,476 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:34,476 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:34,484 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:34,530 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 11 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:34,530 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:34,530 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:34,538 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:34,584 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 11 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:34,683 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:34,683 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:34,714 INFO L85 PathProgramCache]: Analyzing trace with hash -493147486, now seen corresponding path program 222 times [2024-04-27 09:23:34,714 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:34,714 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:34,724 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:34,724 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:34,733 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:34,852 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:34,852 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:34,898 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023697, now seen corresponding path program 56 times [2024-04-27 09:23:34,898 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:34,898 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:34,906 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:34,906 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:34,910 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,017 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:35,018 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:35,075 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023697, now seen corresponding path program 57 times [2024-04-27 09:23:35,075 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:35,075 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:35,082 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,083 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:35,086 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,184 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:35,184 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:35,249 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971157, now seen corresponding path program 56 times [2024-04-27 09:23:35,249 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:35,249 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:35,256 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,256 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:35,261 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,365 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:35,365 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:35,414 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971157, now seen corresponding path program 57 times [2024-04-27 09:23:35,414 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:35,414 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:35,421 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,422 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:35,425 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,525 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:35,525 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:35,569 INFO L85 PathProgramCache]: Analyzing trace with hash -700501557, now seen corresponding path program 51 times [2024-04-27 09:23:35,570 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:35,570 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:35,577 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,577 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:35,581 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,679 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:35,680 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:35,736 INFO L85 PathProgramCache]: Analyzing trace with hash -700501557, now seen corresponding path program 52 times [2024-04-27 09:23:35,736 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:35,736 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:35,744 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,744 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:35,747 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,943 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:35,944 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:35,989 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023696, now seen corresponding path program 223 times [2024-04-27 09:23:35,990 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:35,990 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:35,997 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:35,997 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:36,001 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,108 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:36,108 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:36,155 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023696, now seen corresponding path program 224 times [2024-04-27 09:23:36,155 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:36,155 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:36,164 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,164 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:36,169 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,270 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:36,270 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:36,320 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023696, now seen corresponding path program 225 times [2024-04-27 09:23:36,321 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:36,321 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:36,327 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:36,352 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:36,352 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:36,352 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:36,358 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:36,383 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:36,478 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:36,478 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:36,520 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023696, now seen corresponding path program 226 times [2024-04-27 09:23:36,521 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:36,521 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:36,528 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,528 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:36,532 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,636 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:36,636 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:36,683 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971189, now seen corresponding path program 227 times [2024-04-27 09:23:36,684 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:36,684 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:36,692 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,692 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:36,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,793 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:36,794 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:36,838 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971189, now seen corresponding path program 228 times [2024-04-27 09:23:36,838 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:36,838 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:36,846 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,846 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:36,851 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,942 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:36,942 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:36,969 INFO L85 PathProgramCache]: Analyzing trace with hash -454158908, now seen corresponding path program 58 times [2024-04-27 09:23:36,969 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:36,969 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:36,977 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:36,977 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:36,981 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,080 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:37,080 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:37,106 INFO L85 PathProgramCache]: Analyzing trace with hash -1194024160, now seen corresponding path program 58 times [2024-04-27 09:23:37,106 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:37,107 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:37,114 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,114 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:37,118 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,212 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:37,213 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:37,235 INFO L85 PathProgramCache]: Analyzing trace with hash 1639956832, now seen corresponding path program 53 times [2024-04-27 09:23:37,235 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:37,235 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:37,243 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,243 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:37,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,349 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:37,349 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:37,370 INFO L85 PathProgramCache]: Analyzing trace with hash -454158907, now seen corresponding path program 229 times [2024-04-27 09:23:37,371 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:37,371 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:37,377 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:37,404 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:37,404 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:37,404 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:37,411 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:37,498 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:23:37,625 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:37,625 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:37,658 INFO L85 PathProgramCache]: Analyzing trace with hash -454158907, now seen corresponding path program 230 times [2024-04-27 09:23:37,658 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:37,659 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:37,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,667 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:37,671 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,786 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:37,786 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:37,810 INFO L85 PathProgramCache]: Analyzing trace with hash -1194024128, now seen corresponding path program 231 times [2024-04-27 09:23:37,811 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:37,811 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:37,820 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,821 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:37,826 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:37,937 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:37,938 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:37,964 INFO L85 PathProgramCache]: Analyzing trace with hash 1177268170, now seen corresponding path program 232 times [2024-04-27 09:23:37,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:37,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:37,977 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:38,100 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 4 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:38,100 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:38,100 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:38,109 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:38,163 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 4 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:38,254 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:38,254 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:38,385 INFO L85 PathProgramCache]: Analyzing trace with hash -1317209260, now seen corresponding path program 233 times [2024-04-27 09:23:38,385 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:38,385 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:38,393 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:38,441 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 3 proven. 19 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:38,442 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:38,442 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:38,450 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:38,498 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 3 proven. 19 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:38,606 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:38,607 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:38,633 INFO L85 PathProgramCache]: Analyzing trace with hash -1317205468, now seen corresponding path program 234 times [2024-04-27 09:23:38,634 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:38,634 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:38,642 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:38,688 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:38,689 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:38,689 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:38,697 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:38,744 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:38,914 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:38,915 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:38,978 INFO L85 PathProgramCache]: Analyzing trace with hash 2116303556, now seen corresponding path program 27 times [2024-04-27 09:23:38,978 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:38,978 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:38,986 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:39,062 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:39,062 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:39,062 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:39,069 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:39,110 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:39,231 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:39,231 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:39,280 INFO L85 PathProgramCache]: Analyzing trace with hash 1180900902, now seen corresponding path program 27 times [2024-04-27 09:23:39,280 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:39,280 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:39,288 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:39,334 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:39,334 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:39,334 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:39,341 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:39,384 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:39,486 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:39,486 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:39,512 INFO L85 PathProgramCache]: Analyzing trace with hash 2116303557, now seen corresponding path program 235 times [2024-04-27 09:23:39,512 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:39,512 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:39,523 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:39,562 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:39,563 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:39,563 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:39,570 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:39,612 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:39,715 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:39,716 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:39,748 INFO L85 PathProgramCache]: Analyzing trace with hash 2116303557, now seen corresponding path program 236 times [2024-04-27 09:23:39,748 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:39,748 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:39,760 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:39,760 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:39,773 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:39,880 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:39,880 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:39,930 INFO L85 PathProgramCache]: Analyzing trace with hash -596679829, now seen corresponding path program 237 times [2024-04-27 09:23:39,930 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:39,930 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:39,937 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:39,980 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:39,981 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:39,981 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:39,988 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:40,079 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:40,172 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:40,172 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:40,193 INFO L85 PathProgramCache]: Analyzing trace with hash -596679829, now seen corresponding path program 238 times [2024-04-27 09:23:40,193 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:40,193 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:40,201 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:40,244 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:40,244 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:40,244 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:40,253 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:40,297 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:40,392 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:40,393 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:40,426 INFO L85 PathProgramCache]: Analyzing trace with hash 1579794384, now seen corresponding path program 239 times [2024-04-27 09:23:40,426 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:40,426 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:40,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:40,478 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 2 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:40,478 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:40,478 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:40,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:40,529 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 2 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:23:40,620 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:40,620 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:40,657 INFO L85 PathProgramCache]: Analyzing trace with hash 2058950772, now seen corresponding path program 240 times [2024-04-27 09:23:40,657 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:40,657 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:40,669 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:40,669 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:40,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:40,776 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:40,776 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:40,799 INFO L85 PathProgramCache]: Analyzing trace with hash 1448201564, now seen corresponding path program 241 times [2024-04-27 09:23:40,800 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:40,800 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:40,807 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:40,840 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:40,840 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:40,840 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:40,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:40,880 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:40,991 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:40,991 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:41,028 INFO L85 PathProgramCache]: Analyzing trace with hash 1944575636, now seen corresponding path program 17 times [2024-04-27 09:23:41,028 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:41,028 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:41,035 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:41,071 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:41,072 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:41,072 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:41,079 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:41,115 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:41,260 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:41,261 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:41,299 INFO L85 PathProgramCache]: Analyzing trace with hash 152302686, now seen corresponding path program 17 times [2024-04-27 09:23:41,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:41,299 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:41,308 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:41,348 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:41,348 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:41,348 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:41,356 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:41,396 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:41,520 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:41,520 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:41,653 INFO L85 PathProgramCache]: Analyzing trace with hash 1944575637, now seen corresponding path program 242 times [2024-04-27 09:23:41,653 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:41,654 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:41,665 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:41,665 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:41,671 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:41,815 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:41,815 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:41,886 INFO L85 PathProgramCache]: Analyzing trace with hash 1944575637, now seen corresponding path program 243 times [2024-04-27 09:23:41,887 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:41,887 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:41,895 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:41,934 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:41,935 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:41,935 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:41,943 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:41,983 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:42,100 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:42,101 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:42,157 INFO L85 PathProgramCache]: Analyzing trace with hash -1338757161, now seen corresponding path program 244 times [2024-04-27 09:23:42,157 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:42,157 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:42,167 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:42,168 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:42,173 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:42,297 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:42,297 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:42,387 INFO L85 PathProgramCache]: Analyzing trace with hash -1338757161, now seen corresponding path program 245 times [2024-04-27 09:23:42,388 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:42,388 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:42,396 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:42,434 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:42,435 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:42,435 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:42,443 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:42,482 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:42,601 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:42,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:44,666 INFO L85 PathProgramCache]: Analyzing trace with hash 1448322168, now seen corresponding path program 246 times [2024-04-27 09:23:44,666 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:44,666 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:44,676 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:44,676 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:44,681 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:44,838 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:44,839 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:44,887 INFO L85 PathProgramCache]: Analyzing trace with hash -2121395590, now seen corresponding path program 247 times [2024-04-27 09:23:44,888 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:44,888 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:44,896 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:44,897 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:44,901 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:44,992 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:44,992 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:45,016 INFO L85 PathProgramCache]: Analyzing trace with hash -694944144, now seen corresponding path program 248 times [2024-04-27 09:23:45,016 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:45,016 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:45,026 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:45,026 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:45,031 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:45,140 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:45,140 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:47,190 INFO L85 PathProgramCache]: Analyzing trace with hash -2121387950, now seen corresponding path program 249 times [2024-04-27 09:23:47,191 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:47,191 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:47,199 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:47,199 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:47,204 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:47,316 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:47,316 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:47,367 INFO L85 PathProgramCache]: Analyzing trace with hash -1338516902, now seen corresponding path program 14 times [2024-04-27 09:23:47,368 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:47,368 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:47,377 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:47,377 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:47,381 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:47,493 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:47,493 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:47,548 INFO L85 PathProgramCache]: Analyzing trace with hash 1455649108, now seen corresponding path program 10 times [2024-04-27 09:23:47,548 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:47,549 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:47,558 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:47,558 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:47,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:47,665 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:47,666 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:47,716 INFO L85 PathProgramCache]: Analyzing trace with hash -1338516901, now seen corresponding path program 250 times [2024-04-27 09:23:47,716 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:47,716 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:47,728 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:47,728 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:47,734 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:47,837 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:47,838 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:23:47,897 INFO L85 PathProgramCache]: Analyzing trace with hash -1338516901, now seen corresponding path program 251 times [2024-04-27 09:23:47,898 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:47,898 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:47,905 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:47,939 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:47,940 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:47,940 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:47,948 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:47,981 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:23:48,083 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:48,083 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:48,133 INFO L85 PathProgramCache]: Analyzing trace with hash 1455649140, now seen corresponding path program 252 times [2024-04-27 09:23:48,134 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:48,134 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:48,143 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:48,143 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:48,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:48,318 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:48,319 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:48,372 INFO L85 PathProgramCache]: Analyzing trace with hash 1402877806, now seen corresponding path program 28 times [2024-04-27 09:23:48,372 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:48,372 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:48,383 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:48,879 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:23:48,879 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:48,879 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:48,887 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:49,032 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:23:49,154 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:49,154 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:50,555 INFO L85 PathProgramCache]: Analyzing trace with hash 539539132, now seen corresponding path program 28 times [2024-04-27 09:23:50,555 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:50,556 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:50,562 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:50,698 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:23:50,698 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:50,698 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:50,705 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:50,841 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:23:50,946 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:50,947 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:51,038 INFO L85 PathProgramCache]: Analyzing trace with hash 1402877807, now seen corresponding path program 253 times [2024-04-27 09:23:51,039 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:51,039 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:51,048 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:51,048 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:51,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:51,172 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:51,172 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:51,199 INFO L85 PathProgramCache]: Analyzing trace with hash 1402877807, now seen corresponding path program 254 times [2024-04-27 09:23:51,200 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:51,200 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:51,210 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:51,210 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:51,215 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:51,336 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:51,336 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:51,976 INFO L85 PathProgramCache]: Analyzing trace with hash -1710270151, now seen corresponding path program 255 times [2024-04-27 09:23:51,976 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:51,976 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:51,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:51,984 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:51,988 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:52,111 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:52,111 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:52,228 INFO L85 PathProgramCache]: Analyzing trace with hash -1710270151, now seen corresponding path program 256 times [2024-04-27 09:23:52,228 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:52,229 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:52,236 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:52,236 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:52,240 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:52,360 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:52,360 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:52,417 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862493, now seen corresponding path program 257 times [2024-04-27 09:23:52,418 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:52,418 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:52,427 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:52,428 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:52,432 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:52,623 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:52,623 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:52,663 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862493, now seen corresponding path program 258 times [2024-04-27 09:23:52,663 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:52,663 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:52,672 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:52,672 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:52,676 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:52,801 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:52,801 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:52,853 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767025, now seen corresponding path program 29 times [2024-04-27 09:23:52,853 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:52,853 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:52,860 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:53,019 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 4 proven. 11 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2024-04-27 09:23:53,019 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:53,019 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:53,025 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:53,189 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 4 proven. 11 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2024-04-27 09:23:53,303 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:53,304 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:53,372 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767025, now seen corresponding path program 30 times [2024-04-27 09:23:53,372 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:53,372 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:53,378 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:53,498 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:23:53,498 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:53,498 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:53,504 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:53,621 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:23:53,733 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:53,733 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:53,807 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862587, now seen corresponding path program 29 times [2024-04-27 09:23:53,808 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:53,808 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:53,814 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:53,997 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 4 proven. 11 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2024-04-27 09:23:53,997 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:53,997 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:54,004 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:54,188 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 4 proven. 11 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2024-04-27 09:23:54,305 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:54,305 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:54,370 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862587, now seen corresponding path program 30 times [2024-04-27 09:23:54,371 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:54,371 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:54,377 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:54,490 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:23:54,491 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:54,491 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:54,498 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:23:54,679 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:23:54,791 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:54,792 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:56,848 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767024, now seen corresponding path program 259 times [2024-04-27 09:23:56,848 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:56,848 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:56,856 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:56,856 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:56,859 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:56,987 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:56,987 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:23:57,034 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767024, now seen corresponding path program 260 times [2024-04-27 09:23:57,035 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:57,035 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:57,042 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:57,043 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:57,047 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:57,153 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:57,154 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:59,208 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767024, now seen corresponding path program 261 times [2024-04-27 09:23:59,209 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:59,209 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:59,216 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:59,217 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:59,220 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:59,331 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:59,332 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:23:59,406 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767024, now seen corresponding path program 262 times [2024-04-27 09:23:59,406 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:59,406 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:59,414 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:59,414 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:59,417 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:59,557 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:59,557 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:23:59,612 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862619, now seen corresponding path program 263 times [2024-04-27 09:23:59,612 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:59,613 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:59,621 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:59,621 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:59,624 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:59,760 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:59,760 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:23:59,809 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862619, now seen corresponding path program 264 times [2024-04-27 09:23:59,809 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:23:59,809 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:23:59,818 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:59,818 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:23:59,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:23:59,927 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:23:59,928 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:01,978 INFO L85 PathProgramCache]: Analyzing trace with hash -620067194, now seen corresponding path program 265 times [2024-04-27 09:24:01,978 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:01,978 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:01,987 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:01,987 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:01,991 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:02,093 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:02,093 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:02,139 INFO L85 PathProgramCache]: Analyzing trace with hash 1115883946, now seen corresponding path program 266 times [2024-04-27 09:24:02,139 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:02,139 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:02,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:02,148 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:02,153 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:02,256 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:02,256 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:02,398 INFO L85 PathProgramCache]: Analyzing trace with hash -781718432, now seen corresponding path program 267 times [2024-04-27 09:24:02,399 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:02,399 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:02,409 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:02,409 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:02,415 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:02,531 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:02,531 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:02,618 INFO L85 PathProgramCache]: Analyzing trace with hash 1536532488, now seen corresponding path program 31 times [2024-04-27 09:24:02,619 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:02,619 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:02,626 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:02,871 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:24:02,871 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:02,871 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:02,878 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:03,124 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:24:03,239 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:03,239 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:03,308 INFO L85 PathProgramCache]: Analyzing trace with hash 387866978, now seen corresponding path program 31 times [2024-04-27 09:24:03,308 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:03,308 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:03,315 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:03,593 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:24:03,594 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:03,594 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:03,601 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:03,890 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:24:03,994 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:03,995 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:04,110 INFO L85 PathProgramCache]: Analyzing trace with hash 1536532489, now seen corresponding path program 268 times [2024-04-27 09:24:04,110 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:04,110 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:04,119 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:04,119 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:04,124 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:04,240 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:04,240 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:04,287 INFO L85 PathProgramCache]: Analyzing trace with hash 1536532489, now seen corresponding path program 269 times [2024-04-27 09:24:04,288 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:04,288 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:04,299 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:04,300 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:04,306 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:04,466 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:04,466 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:04,522 INFO L85 PathProgramCache]: Analyzing trace with hash 251877943, now seen corresponding path program 270 times [2024-04-27 09:24:04,522 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:04,522 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:04,534 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:04,534 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:04,575 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:04,736 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:04,736 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:04,843 INFO L85 PathProgramCache]: Analyzing trace with hash 251877943, now seen corresponding path program 271 times [2024-04-27 09:24:04,843 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:04,843 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:04,853 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:04,854 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:04,859 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,060 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:05,060 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:05,137 INFO L85 PathProgramCache]: Analyzing trace with hash 232664056, now seen corresponding path program 59 times [2024-04-27 09:24:05,137 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:05,137 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:05,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,148 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:05,154 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,284 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:05,285 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:05,346 INFO L85 PathProgramCache]: Analyzing trace with hash -1377348756, now seen corresponding path program 59 times [2024-04-27 09:24:05,346 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:05,346 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:05,357 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,357 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:05,363 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,492 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:05,492 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:05,545 INFO L85 PathProgramCache]: Analyzing trace with hash 251861652, now seen corresponding path program 54 times [2024-04-27 09:24:05,545 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:05,545 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:05,567 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,568 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:05,574 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,696 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:05,697 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:05,750 INFO L85 PathProgramCache]: Analyzing trace with hash 232664057, now seen corresponding path program 272 times [2024-04-27 09:24:05,751 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:05,751 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:05,760 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,760 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:05,765 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,906 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:05,907 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:05,961 INFO L85 PathProgramCache]: Analyzing trace with hash 232664057, now seen corresponding path program 273 times [2024-04-27 09:24:05,961 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:05,961 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:05,973 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:05,973 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:05,979 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:06,119 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:06,119 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:06,175 INFO L85 PathProgramCache]: Analyzing trace with hash -1377348724, now seen corresponding path program 274 times [2024-04-27 09:24:06,175 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:06,176 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:06,187 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:06,187 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:06,193 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:06,338 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:06,339 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:06,393 INFO L85 PathProgramCache]: Analyzing trace with hash -207366044, now seen corresponding path program 15 times [2024-04-27 09:24:06,393 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:06,393 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:06,456 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:06,456 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:06,461 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:06,590 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:06,590 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:06,665 INFO L85 PathProgramCache]: Analyzing trace with hash 1894754180, now seen corresponding path program 32 times [2024-04-27 09:24:06,665 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:06,666 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:06,671 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:06,782 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:24:06,782 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:06,782 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:06,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:06,902 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:24:07,021 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:07,021 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:07,080 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162458, now seen corresponding path program 32 times [2024-04-27 09:24:07,080 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:07,081 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:07,087 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:07,200 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:24:07,201 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:07,201 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:07,207 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:07,316 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:24:07,414 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:07,414 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:07,461 INFO L85 PathProgramCache]: Analyzing trace with hash 1894754181, now seen corresponding path program 275 times [2024-04-27 09:24:07,461 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:07,461 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:07,468 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:07,468 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:07,471 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:07,583 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:07,583 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:07,635 INFO L85 PathProgramCache]: Analyzing trace with hash 1894754181, now seen corresponding path program 276 times [2024-04-27 09:24:07,635 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:07,635 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:07,642 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:07,642 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:07,644 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:07,748 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:07,748 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:07,800 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162426, now seen corresponding path program 277 times [2024-04-27 09:24:07,800 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:07,800 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:07,808 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:07,808 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:07,811 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:07,941 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:07,942 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:09,987 INFO L85 PathProgramCache]: Analyzing trace with hash -207362138, now seen corresponding path program 16 times [2024-04-27 09:24:09,987 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:09,987 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:09,995 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:09,995 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:09,998 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,107 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:10,107 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:10,181 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162425, now seen corresponding path program 17 times [2024-04-27 09:24:10,181 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:10,181 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:10,188 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,188 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:10,234 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,350 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:10,350 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:10,408 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162425, now seen corresponding path program 18 times [2024-04-27 09:24:10,408 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:10,408 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:10,415 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,415 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:10,418 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,523 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:10,523 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:10,576 INFO L85 PathProgramCache]: Analyzing trace with hash -207362105, now seen corresponding path program 11 times [2024-04-27 09:24:10,577 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:10,577 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:10,584 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,584 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:10,586 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,708 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:10,708 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:10,758 INFO L85 PathProgramCache]: Analyzing trace with hash -207362105, now seen corresponding path program 12 times [2024-04-27 09:24:10,758 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:10,758 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:10,764 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,765 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:10,768 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:10,884 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:10,884 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:12,939 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162424, now seen corresponding path program 278 times [2024-04-27 09:24:12,939 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:12,940 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:12,946 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:12,946 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:12,950 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:13,058 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:13,059 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:13,123 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162424, now seen corresponding path program 279 times [2024-04-27 09:24:13,123 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:13,123 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:13,130 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:13,130 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:13,133 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:13,246 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:13,247 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:14,759 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162424, now seen corresponding path program 280 times [2024-04-27 09:24:14,759 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:14,759 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:14,765 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:14,860 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 4 proven. 14 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:24:14,861 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:14,861 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:14,866 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:14,885 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 4 proven. 14 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:24:14,994 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:14,994 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:15,055 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162424, now seen corresponding path program 281 times [2024-04-27 09:24:15,055 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:15,055 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:15,061 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:15,166 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:24:15,166 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:15,167 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:15,174 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:15,250 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 13 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:24:15,367 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:15,367 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:15,530 INFO L85 PathProgramCache]: Analyzing trace with hash -207362073, now seen corresponding path program 282 times [2024-04-27 09:24:15,531 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:15,531 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:15,538 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:15,539 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:15,543 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:15,670 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:15,670 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:15,719 INFO L85 PathProgramCache]: Analyzing trace with hash -207362073, now seen corresponding path program 283 times [2024-04-27 09:24:15,719 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:15,719 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:15,727 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:15,727 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:15,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:15,838 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:15,838 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:16,078 INFO L85 PathProgramCache]: Analyzing trace with hash -386854738, now seen corresponding path program 18 times [2024-04-27 09:24:16,078 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:16,078 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:16,085 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:16,120 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:24:16,121 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:16,121 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:16,128 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:16,166 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:24:16,305 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:16,306 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:18,344 INFO L85 PathProgramCache]: Analyzing trace with hash 892405124, now seen corresponding path program 18 times [2024-04-27 09:24:18,344 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:18,344 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:18,350 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:18,376 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:24:18,376 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:18,376 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:18,382 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:18,409 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:24:18,517 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:18,517 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:18,577 INFO L85 PathProgramCache]: Analyzing trace with hash -386854737, now seen corresponding path program 284 times [2024-04-27 09:24:18,578 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:18,578 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:18,584 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:18,584 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:18,588 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:18,704 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:18,704 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:20,759 INFO L85 PathProgramCache]: Analyzing trace with hash -386854737, now seen corresponding path program 285 times [2024-04-27 09:24:20,759 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:20,759 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:20,766 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:20,766 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:20,770 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:20,874 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:20,874 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:20,915 INFO L85 PathProgramCache]: Analyzing trace with hash 786188749, now seen corresponding path program 286 times [2024-04-27 09:24:20,916 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:20,916 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:20,923 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:20,923 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:20,925 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,080 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:21,081 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:21,104 INFO L85 PathProgramCache]: Analyzing trace with hash 786188749, now seen corresponding path program 287 times [2024-04-27 09:24:21,104 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:21,104 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:21,110 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:21,129 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 11 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:24:21,130 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:21,130 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:21,137 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:21,155 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 3 proven. 11 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:24:21,258 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:21,259 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:21,295 INFO L85 PathProgramCache]: Analyzing trace with hash -386852753, now seen corresponding path program 288 times [2024-04-27 09:24:21,295 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:21,295 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:21,302 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,302 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:21,304 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,408 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:21,408 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:21,459 INFO L85 PathProgramCache]: Analyzing trace with hash -386852753, now seen corresponding path program 289 times [2024-04-27 09:24:21,459 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:21,459 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:21,465 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,465 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:21,467 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,568 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:21,569 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:21,613 INFO L85 PathProgramCache]: Analyzing trace with hash -964543982, now seen corresponding path program 60 times [2024-04-27 09:24:21,614 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:21,614 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:21,619 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,620 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:21,621 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,732 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:21,732 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:21,780 INFO L85 PathProgramCache]: Analyzing trace with hash 163907730, now seen corresponding path program 60 times [2024-04-27 09:24:21,780 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:21,780 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:21,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,788 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:21,789 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,894 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:21,895 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:21,944 INFO L85 PathProgramCache]: Analyzing trace with hash -802836264, now seen corresponding path program 3 times [2024-04-27 09:24:21,944 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:21,944 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:21,949 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:21,950 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:21,951 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:22,068 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:22,068 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:22,157 INFO L85 PathProgramCache]: Analyzing trace with hash -2003066840, now seen corresponding path program 1 times [2024-04-27 09:24:22,157 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:22,157 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:22,162 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:22,369 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:22,369 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:22,369 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:22,373 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:22,446 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:22,621 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:22,622 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:22,648 INFO L85 PathProgramCache]: Analyzing trace with hash -227746946, now seen corresponding path program 1 times [2024-04-27 09:24:22,648 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:22,649 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:22,654 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:22,740 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:22,740 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:22,740 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:22,746 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:22,830 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:22,957 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:22,958 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:22,985 INFO L85 PathProgramCache]: Analyzing trace with hash -1808462012, now seen corresponding path program 1 times [2024-04-27 09:24:22,985 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:22,985 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:22,991 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:23,081 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:23,082 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:23,082 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:23,087 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:23,174 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:23,305 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:23,305 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:23,350 INFO L85 PathProgramCache]: Analyzing trace with hash 911493850, now seen corresponding path program 1 times [2024-04-27 09:24:23,351 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:23,351 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:23,356 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:23,438 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:23,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:23,438 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:23,443 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:23,527 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:23,660 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:23,660 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:23,810 INFO L85 PathProgramCache]: Analyzing trace with hash 911493881, now seen corresponding path program 1 times [2024-04-27 09:24:23,810 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:23,810 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:23,816 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:23,825 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:23,826 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:23,826 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:23,831 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:23,840 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:23,971 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:23,972 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:24,002 INFO L85 PathProgramCache]: Analyzing trace with hash 911493881, now seen corresponding path program 2 times [2024-04-27 09:24:24,002 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:24,002 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:24,007 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:24,097 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:24,097 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:24,097 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:24,103 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:24,192 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:24,334 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:24,334 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:24,360 INFO L85 PathProgramCache]: Analyzing trace with hash -801880954, now seen corresponding path program 3 times [2024-04-27 09:24:24,360 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:24,360 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:24,365 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:24,444 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:24,444 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:24,444 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:24,449 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:24,530 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:24,711 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:24,711 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:24,738 INFO L85 PathProgramCache]: Analyzing trace with hash -1965529798, now seen corresponding path program 1 times [2024-04-27 09:24:24,738 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:24,738 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:24,742 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:24,821 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:24,822 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:24,822 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:24,826 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:24,905 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:25,031 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:25,031 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:25,055 INFO L85 PathProgramCache]: Analyzing trace with hash -801881494, now seen corresponding path program 1 times [2024-04-27 09:24:25,055 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:25,056 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:25,060 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:25,143 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:25,143 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:25,143 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:25,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:25,235 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:25,363 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:25,363 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:25,387 INFO L85 PathProgramCache]: Analyzing trace with hash 911477590, now seen corresponding path program 1 times [2024-04-27 09:24:25,388 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:25,388 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:25,392 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:25,468 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:25,468 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:25,469 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:25,473 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:25,547 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:25,655 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:25,655 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:27,705 INFO L85 PathProgramCache]: Analyzing trace with hash -1965529797, now seen corresponding path program 2 times [2024-04-27 09:24:27,705 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:27,705 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:27,710 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:27,717 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:27,717 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:27,717 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:27,721 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:27,728 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:27,836 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:27,837 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:27,857 INFO L85 PathProgramCache]: Analyzing trace with hash -1965529797, now seen corresponding path program 3 times [2024-04-27 09:24:27,857 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:27,857 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:27,862 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:27,932 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:27,932 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:27,932 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:27,937 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:28,009 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:28,125 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:28,125 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:28,147 INFO L85 PathProgramCache]: Analyzing trace with hash -64615060, now seen corresponding path program 1 times [2024-04-27 09:24:28,147 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:28,147 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:28,199 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:28,272 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:28,272 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:28,272 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:28,277 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:28,349 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:28,458 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:28,459 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:28,481 INFO L85 PathProgramCache]: Analyzing trace with hash -1721231174, now seen corresponding path program 1 times [2024-04-27 09:24:28,482 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:28,482 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:28,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:28,560 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:28,560 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:28,560 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:28,565 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:28,641 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:28,750 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:28,750 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:28,772 INFO L85 PathProgramCache]: Analyzing trace with hash 914307720, now seen corresponding path program 1 times [2024-04-27 09:24:28,772 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:28,772 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:28,776 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:28,849 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:28,849 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:28,849 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:28,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:28,925 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:29,033 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:29,034 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:29,056 INFO L85 PathProgramCache]: Analyzing trace with hash -801790186, now seen corresponding path program 1 times [2024-04-27 09:24:29,056 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:29,056 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:29,061 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:29,132 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:29,132 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:29,132 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:29,137 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:29,208 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:29,316 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:29,317 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:31,374 INFO L85 PathProgramCache]: Analyzing trace with hash -801790155, now seen corresponding path program 1 times [2024-04-27 09:24:31,374 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:31,374 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:31,379 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:31,387 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:31,387 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:31,387 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:31,391 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:31,399 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:31,509 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:31,509 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:31,534 INFO L85 PathProgramCache]: Analyzing trace with hash -801790155, now seen corresponding path program 2 times [2024-04-27 09:24:31,534 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:31,534 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:31,538 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:31,610 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:31,610 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:31,610 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:31,615 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:31,735 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:31,872 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:31,872 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:31,899 INFO L85 PathProgramCache]: Analyzing trace with hash -1965526838, now seen corresponding path program 3 times [2024-04-27 09:24:31,899 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:31,899 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:31,904 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:31,987 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:31,987 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:31,987 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:31,992 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:32,074 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:32,213 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:32,213 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:32,241 INFO L85 PathProgramCache]: Analyzing trace with hash -2003066762, now seen corresponding path program 1 times [2024-04-27 09:24:32,242 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:32,242 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:32,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:32,344 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:32,344 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:32,344 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:32,350 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:32,430 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:32,566 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:32,566 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:32,596 INFO L85 PathProgramCache]: Analyzing trace with hash -1965527378, now seen corresponding path program 1 times [2024-04-27 09:24:32,596 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:32,597 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:32,602 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:32,691 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:32,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:32,691 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:32,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:32,784 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:32,909 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:32,909 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:32,936 INFO L85 PathProgramCache]: Analyzing trace with hash -801806446, now seen corresponding path program 1 times [2024-04-27 09:24:32,936 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:32,936 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:32,941 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:33,022 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:33,022 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:33,023 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:33,027 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:33,109 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:33,232 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:33,233 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:33,349 INFO L85 PathProgramCache]: Analyzing trace with hash -2003066761, now seen corresponding path program 2 times [2024-04-27 09:24:33,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:33,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:33,354 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:33,362 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:33,362 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:33,362 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:33,366 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:33,380 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:33,582 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:33,583 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:33,605 INFO L85 PathProgramCache]: Analyzing trace with hash -2003066761, now seen corresponding path program 3 times [2024-04-27 09:24:33,605 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:33,605 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:33,610 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:33,687 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:33,687 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:33,688 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:33,692 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:33,772 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:33,879 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:33,880 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:33,969 INFO L85 PathProgramCache]: Analyzing trace with hash 1521936294, now seen corresponding path program 3 times [2024-04-27 09:24:33,969 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:33,970 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:33,974 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:33,974 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:33,975 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:34,087 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:34,087 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:34,104 INFO L85 PathProgramCache]: Analyzing trace with hash -1921952902, now seen corresponding path program 1 times [2024-04-27 09:24:34,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,105 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,109 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,267 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:34,267 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,268 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,272 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,282 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:34,386 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:34,386 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:34,402 INFO L85 PathProgramCache]: Analyzing trace with hash -893282496, now seen corresponding path program 1 times [2024-04-27 09:24:34,402 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,402 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,407 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,416 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:34,416 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,416 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,420 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,429 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:34,526 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:34,526 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:34,540 INFO L85 PathProgramCache]: Analyzing trace with hash 941015766, now seen corresponding path program 1 times [2024-04-27 09:24:34,540 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,540 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,545 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,554 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:34,554 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,554 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,559 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,568 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:34,664 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:34,664 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:34,681 INFO L85 PathProgramCache]: Analyzing trace with hash -893281504, now seen corresponding path program 1 times [2024-04-27 09:24:34,681 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,681 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,686 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,694 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:34,695 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,695 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,699 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,708 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:34,847 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:34,847 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:34,863 INFO L85 PathProgramCache]: Analyzing trace with hash -1921922750, now seen corresponding path program 2 times [2024-04-27 09:24:34,863 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,863 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,868 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,877 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:34,877 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:34,877 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:34,881 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:34,890 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:34,987 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:34,987 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:35,001 INFO L85 PathProgramCache]: Analyzing trace with hash 549936994, now seen corresponding path program 2 times [2024-04-27 09:24:35,001 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,001 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,006 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,016 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:35,016 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,016 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,021 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,030 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:35,124 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:35,125 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:35,141 INFO L85 PathProgramCache]: Analyzing trace with hash -131822242, now seen corresponding path program 2 times [2024-04-27 09:24:35,141 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,141 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,146 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,155 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:35,155 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,156 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,160 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,170 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:35,274 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:35,274 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:35,315 INFO L85 PathProgramCache]: Analyzing trace with hash -1921922749, now seen corresponding path program 2 times [2024-04-27 09:24:35,316 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,316 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,320 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,330 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:35,330 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,330 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,335 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,344 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:35,444 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:35,444 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:35,461 INFO L85 PathProgramCache]: Analyzing trace with hash -1921922749, now seen corresponding path program 3 times [2024-04-27 09:24:35,461 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,461 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,466 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,478 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:35,478 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,478 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,483 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,492 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:35,591 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:35,591 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:35,713 INFO L85 PathProgramCache]: Analyzing trace with hash 941015797, now seen corresponding path program 4 times [2024-04-27 09:24:35,714 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,714 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,718 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,727 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:35,727 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,727 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,732 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,740 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:35,890 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:35,890 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:35,907 INFO L85 PathProgramCache]: Analyzing trace with hash 941015797, now seen corresponding path program 5 times [2024-04-27 09:24:35,907 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,907 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,913 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,924 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:35,924 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:35,924 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:35,929 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:35,939 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,042 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:36,043 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:36,057 INFO L85 PathProgramCache]: Analyzing trace with hash -800928638, now seen corresponding path program 6 times [2024-04-27 09:24:36,057 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,057 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,062 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,072 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,072 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,072 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,077 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,086 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,205 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:36,206 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:36,225 INFO L85 PathProgramCache]: Analyzing trace with hash -893756362, now seen corresponding path program 1 times [2024-04-27 09:24:36,226 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,226 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,231 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,244 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,245 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,245 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,265 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,387 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:36,387 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:36,406 INFO L85 PathProgramCache]: Analyzing trace with hash 941000452, now seen corresponding path program 1 times [2024-04-27 09:24:36,407 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,407 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,412 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,424 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,424 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,424 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,430 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,440 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,564 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:36,564 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:36,582 INFO L85 PathProgramCache]: Analyzing trace with hash -800929134, now seen corresponding path program 1 times [2024-04-27 09:24:36,582 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,582 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,588 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,598 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,599 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,599 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,619 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,629 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,757 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:36,757 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:36,774 INFO L85 PathProgramCache]: Analyzing trace with hash 941001444, now seen corresponding path program 1 times [2024-04-27 09:24:36,774 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,774 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,780 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,790 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,790 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,790 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,796 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:36,806 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:36,969 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:36,969 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:36,990 INFO L85 PathProgramCache]: Analyzing trace with hash -1935708222, now seen corresponding path program 2 times [2024-04-27 09:24:36,990 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:36,990 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:36,996 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,006 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:37,006 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,007 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,012 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,022 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:37,140 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:37,141 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:37,157 INFO L85 PathProgramCache]: Analyzing trace with hash -893726210, now seen corresponding path program 2 times [2024-04-27 09:24:37,157 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,157 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,162 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,173 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:37,173 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,173 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,178 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,189 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:37,303 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:37,303 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:37,324 INFO L85 PathProgramCache]: Analyzing trace with hash -1935708634, now seen corresponding path program 2 times [2024-04-27 09:24:37,324 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,324 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,329 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,339 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:37,340 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,340 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,345 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,355 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:37,469 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:37,469 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:37,488 INFO L85 PathProgramCache]: Analyzing trace with hash 122574618, now seen corresponding path program 2 times [2024-04-27 09:24:37,488 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,488 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,505 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:37,505 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,505 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,510 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,521 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:37,636 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:37,636 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:37,676 INFO L85 PathProgramCache]: Analyzing trace with hash -893726209, now seen corresponding path program 3 times [2024-04-27 09:24:37,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,681 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,692 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:37,692 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,692 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,697 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,721 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:37,833 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:37,833 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:37,850 INFO L85 PathProgramCache]: Analyzing trace with hash -893726209, now seen corresponding path program 4 times [2024-04-27 09:24:37,850 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,850 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,855 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,867 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:37,868 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:37,868 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:37,926 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:37,935 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:38,045 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:38,046 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:38,083 INFO L85 PathProgramCache]: Analyzing trace with hash -800929103, now seen corresponding path program 5 times [2024-04-27 09:24:38,083 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,083 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,088 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,097 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:38,097 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,097 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,102 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,112 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:38,219 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:38,219 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:38,240 INFO L85 PathProgramCache]: Analyzing trace with hash -800929103, now seen corresponding path program 6 times [2024-04-27 09:24:38,241 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,241 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,246 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,255 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:38,255 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,255 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,260 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,270 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:24:38,397 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:38,397 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:38,422 INFO L85 PathProgramCache]: Analyzing trace with hash -2003065848, now seen corresponding path program 1 times [2024-04-27 09:24:38,422 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,422 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,427 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:38,427 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:38,428 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:38,547 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:38,547 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:38,563 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400230, now seen corresponding path program 1 times [2024-04-27 09:24:38,563 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,563 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,568 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,578 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:38,578 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,578 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,583 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,593 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:38,714 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:38,714 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:38,745 INFO L85 PathProgramCache]: Analyzing trace with hash -1825451268, now seen corresponding path program 2 times [2024-04-27 09:24:38,746 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,746 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,751 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,760 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:38,760 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,761 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,766 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,776 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:38,932 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:38,933 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:38,955 INFO L85 PathProgramCache]: Analyzing trace with hash -754414352, now seen corresponding path program 1 times [2024-04-27 09:24:38,955 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,955 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,960 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,970 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:38,970 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:38,970 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:38,975 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:38,985 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:39,104 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:39,104 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:39,126 INFO L85 PathProgramCache]: Analyzing trace with hash -1912008322, now seen corresponding path program 1 times [2024-04-27 09:24:39,126 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,127 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,132 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,142 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:39,143 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,143 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,149 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,159 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:39,271 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:39,272 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:39,300 INFO L85 PathProgramCache]: Analyzing trace with hash -754414351, now seen corresponding path program 3 times [2024-04-27 09:24:39,300 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,300 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,306 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,318 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:39,318 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,318 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,323 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,332 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:39,465 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:39,465 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:39,477 INFO L85 PathProgramCache]: Analyzing trace with hash -754414351, now seen corresponding path program 4 times [2024-04-27 09:24:39,477 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,477 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,482 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,492 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:39,492 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,492 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,497 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,508 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:39,626 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:39,626 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:39,647 INFO L85 PathProgramCache]: Analyzing trace with hash -1912008290, now seen corresponding path program 5 times [2024-04-27 09:24:39,647 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,647 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,653 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,663 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:39,663 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,664 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,670 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,682 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:39,817 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:39,818 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:39,837 INFO L85 PathProgramCache]: Analyzing trace with hash -1825451272, now seen corresponding path program 6 times [2024-04-27 09:24:39,837 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,837 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,842 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,931 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:39,931 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:39,931 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:39,937 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:39,950 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,062 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:40,062 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:40,080 INFO L85 PathProgramCache]: Analyzing trace with hash 1465135126, now seen corresponding path program 1 times [2024-04-27 09:24:40,080 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,080 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,086 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,097 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,097 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,097 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,102 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,113 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,227 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:40,227 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:40,243 INFO L85 PathProgramCache]: Analyzing trace with hash -1825451236, now seen corresponding path program 1 times [2024-04-27 09:24:40,244 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,244 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,249 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,261 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,261 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,261 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,266 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,277 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,424 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:40,424 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:40,452 INFO L85 PathProgramCache]: Analyzing trace with hash 1465135127, now seen corresponding path program 7 times [2024-04-27 09:24:40,452 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,452 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,459 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,470 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,471 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,471 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,476 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,488 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,634 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:40,634 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:40,647 INFO L85 PathProgramCache]: Analyzing trace with hash 1465135127, now seen corresponding path program 8 times [2024-04-27 09:24:40,647 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,647 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,653 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,664 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,664 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,665 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,670 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,745 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,848 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:40,848 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:40,861 INFO L85 PathProgramCache]: Analyzing trace with hash -1825451204, now seen corresponding path program 9 times [2024-04-27 09:24:40,861 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,861 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,881 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:40,881 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:40,881 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:40,888 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:40,899 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,026 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:41,026 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:41,049 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400226, now seen corresponding path program 10 times [2024-04-27 09:24:41,049 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,049 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,056 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,067 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,067 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,067 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,073 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,083 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,187 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:41,187 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:41,207 INFO L85 PathProgramCache]: Analyzing trace with hash -892329184, now seen corresponding path program 1 times [2024-04-27 09:24:41,208 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,208 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,213 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,224 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,224 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,224 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,229 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,240 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,373 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:41,374 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:41,401 INFO L85 PathProgramCache]: Analyzing trace with hash 1465116930, now seen corresponding path program 2 times [2024-04-27 09:24:41,401 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,401 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,407 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,420 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,420 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,420 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,426 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,437 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,552 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:41,552 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:41,575 INFO L85 PathProgramCache]: Analyzing trace with hash -771899680, now seen corresponding path program 3 times [2024-04-27 09:24:41,575 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,575 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,581 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,637 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:41,637 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,637 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,643 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,654 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:41,775 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:41,775 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:41,820 INFO L85 PathProgramCache]: Analyzing trace with hash -1826015318, now seen corresponding path program 1 times [2024-04-27 09:24:41,820 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,820 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,825 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,835 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,835 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:41,835 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:41,841 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:41,850 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:41,985 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:41,986 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:42,011 INFO L85 PathProgramCache]: Analyzing trace with hash -771899900, now seen corresponding path program 1 times [2024-04-27 09:24:42,011 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,011 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,017 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,027 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,027 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,028 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,033 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,043 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,182 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:42,182 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:42,207 INFO L85 PathProgramCache]: Analyzing trace with hash -1826015317, now seen corresponding path program 4 times [2024-04-27 09:24:42,207 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,207 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,212 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,223 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,223 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,223 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,229 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,239 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,397 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:42,397 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:42,405 INFO L85 PathProgramCache]: Analyzing trace with hash -1826015317, now seen corresponding path program 5 times [2024-04-27 09:24:42,405 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,405 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,411 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,421 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,421 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,421 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,426 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,437 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,608 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:42,608 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:42,636 INFO L85 PathProgramCache]: Analyzing trace with hash -771899868, now seen corresponding path program 6 times [2024-04-27 09:24:42,636 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,636 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,642 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,653 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,653 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,653 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,659 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,669 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,791 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:42,791 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:42,810 INFO L85 PathProgramCache]: Analyzing trace with hash 1465116926, now seen corresponding path program 7 times [2024-04-27 09:24:42,810 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,810 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,816 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,828 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,828 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,828 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,845 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,960 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:42,961 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:42,978 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400816, now seen corresponding path program 1 times [2024-04-27 09:24:42,978 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,979 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:42,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:42,995 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:42,995 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:42,995 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,000 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,010 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,113 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:43,113 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:43,128 INFO L85 PathProgramCache]: Analyzing trace with hash 1465116962, now seen corresponding path program 1 times [2024-04-27 09:24:43,128 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,128 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,133 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,143 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,143 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,143 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,158 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,273 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:43,273 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:43,299 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400815, now seen corresponding path program 8 times [2024-04-27 09:24:43,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,299 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,340 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,353 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,353 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,353 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,359 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,372 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,491 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:43,491 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:43,523 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400815, now seen corresponding path program 9 times [2024-04-27 09:24:43,523 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,523 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,528 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,538 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,538 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,538 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,543 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,555 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,660 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:43,660 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:43,676 INFO L85 PathProgramCache]: Analyzing trace with hash 1465116994, now seen corresponding path program 10 times [2024-04-27 09:24:43,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,683 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,694 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,694 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,694 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,700 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,710 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,818 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:43,818 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:43,833 INFO L85 PathProgramCache]: Analyzing trace with hash 941046518, now seen corresponding path program 1 times [2024-04-27 09:24:43,833 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,833 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,838 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,848 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,848 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,848 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:43,853 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:43,862 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:43,969 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:43,969 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:43,995 INFO L85 PathProgramCache]: Analyzing trace with hash -1892392104, now seen corresponding path program 2 times [2024-04-27 09:24:43,995 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:43,995 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,000 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,010 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:44,010 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,011 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,017 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,029 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:44,198 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:44,198 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:44,224 INFO L85 PathProgramCache]: Analyzing trace with hash -1817642058, now seen corresponding path program 3 times [2024-04-27 09:24:44,225 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,225 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,231 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,258 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:44,258 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,258 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,264 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,299 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:44,418 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:44,418 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:44,448 INFO L85 PathProgramCache]: Analyzing trace with hash 1465387028, now seen corresponding path program 1 times [2024-04-27 09:24:44,448 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,448 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,454 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,480 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:44,480 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,480 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,496 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:44,617 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:44,617 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:44,643 INFO L85 PathProgramCache]: Analyzing trace with hash -1817642278, now seen corresponding path program 1 times [2024-04-27 09:24:44,643 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,643 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,649 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,661 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:44,661 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,661 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,677 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:44,804 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:44,805 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:44,832 INFO L85 PathProgramCache]: Analyzing trace with hash 1465387029, now seen corresponding path program 4 times [2024-04-27 09:24:44,832 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,832 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,838 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,850 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:44,850 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:44,850 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:44,856 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:44,867 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,058 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:45,058 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:45,101 INFO L85 PathProgramCache]: Analyzing trace with hash 1465387029, now seen corresponding path program 5 times [2024-04-27 09:24:45,102 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,102 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,111 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,126 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,126 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,127 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,133 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,146 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,261 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:45,261 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:45,284 INFO L85 PathProgramCache]: Analyzing trace with hash -1817642246, now seen corresponding path program 6 times [2024-04-27 09:24:45,284 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,285 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,292 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,306 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,306 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,306 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,314 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,328 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,433 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:45,433 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:45,452 INFO L85 PathProgramCache]: Analyzing trace with hash -1892392108, now seen corresponding path program 7 times [2024-04-27 09:24:45,452 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,452 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,460 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,506 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,506 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,506 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,513 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,527 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,652 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:45,653 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:45,675 INFO L85 PathProgramCache]: Analyzing trace with hash -892328902, now seen corresponding path program 1 times [2024-04-27 09:24:45,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,682 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,694 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,695 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,695 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,701 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,714 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,838 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:45,839 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:45,857 INFO L85 PathProgramCache]: Analyzing trace with hash -1892392072, now seen corresponding path program 1 times [2024-04-27 09:24:45,858 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,858 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,864 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,875 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:45,875 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:45,875 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:45,880 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:45,891 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,017 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:46,017 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:46,040 INFO L85 PathProgramCache]: Analyzing trace with hash -892328901, now seen corresponding path program 8 times [2024-04-27 09:24:46,041 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,041 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,046 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:46,057 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,057 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,058 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,063 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:46,087 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,228 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:46,228 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:46,236 INFO L85 PathProgramCache]: Analyzing trace with hash -892328901, now seen corresponding path program 9 times [2024-04-27 09:24:46,236 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,236 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,241 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:46,251 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,252 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,252 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,310 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:46,319 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,430 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:46,430 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:46,448 INFO L85 PathProgramCache]: Analyzing trace with hash -1892392040, now seen corresponding path program 10 times [2024-04-27 09:24:46,448 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,448 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,453 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:46,463 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,464 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,464 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,469 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:46,479 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,588 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:46,588 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:46,666 INFO L85 PathProgramCache]: Analyzing trace with hash 941046549, now seen corresponding path program 1 times [2024-04-27 09:24:46,667 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,667 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,672 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:46,672 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:46,673 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:46,785 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:46,785 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:46,802 INFO L85 PathProgramCache]: Analyzing trace with hash 941046549, now seen corresponding path program 2 times [2024-04-27 09:24:46,802 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,802 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,808 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:46,817 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,818 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:46,818 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:46,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:46,833 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:46,960 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:46,960 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:47,044 INFO L85 PathProgramCache]: Analyzing trace with hash -1892362313, now seen corresponding path program 3 times [2024-04-27 09:24:47,044 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,044 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,049 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,049 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:47,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,172 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:47,172 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:47,200 INFO L85 PathProgramCache]: Analyzing trace with hash -1892362313, now seen corresponding path program 4 times [2024-04-27 09:24:47,201 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,201 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,206 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,206 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:47,208 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,321 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:47,322 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:47,344 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310542, now seen corresponding path program 5 times [2024-04-27 09:24:47,344 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,344 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,349 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,350 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:47,351 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,461 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:47,461 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:47,485 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013346, now seen corresponding path program 1 times [2024-04-27 09:24:47,485 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,485 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,491 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,491 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:47,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,610 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:47,611 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:47,631 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013345, now seen corresponding path program 6 times [2024-04-27 09:24:47,631 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,631 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,637 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,637 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:47,639 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:47,811 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:47,811 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:47,822 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013345, now seen corresponding path program 7 times [2024-04-27 09:24:47,822 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,822 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,827 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:47,839 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:47,839 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,839 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,844 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:47,856 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:47,955 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:47,956 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:47,970 INFO L85 PathProgramCache]: Analyzing trace with hash 375161268, now seen corresponding path program 8 times [2024-04-27 09:24:47,970 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,970 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,976 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:47,988 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:47,988 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:47,988 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:47,993 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,005 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,106 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:48,106 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:48,120 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902482, now seen corresponding path program 11 times [2024-04-27 09:24:48,121 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,121 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,126 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,138 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,138 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,138 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,144 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,155 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,255 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:48,255 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:48,270 INFO L85 PathProgramCache]: Analyzing trace with hash -247271178, now seen corresponding path program 11 times [2024-04-27 09:24:48,270 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,270 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,275 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,287 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,288 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,288 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,293 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,305 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,403 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:48,404 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:48,452 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902481, now seen corresponding path program 9 times [2024-04-27 09:24:48,452 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,452 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,458 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:48,458 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:48,460 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:48,557 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:48,558 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:48,573 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902481, now seen corresponding path program 10 times [2024-04-27 09:24:48,573 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,573 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,579 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,591 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,591 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,591 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,596 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,608 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,705 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:48,705 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:48,722 INFO L85 PathProgramCache]: Analyzing trace with hash -247271146, now seen corresponding path program 11 times [2024-04-27 09:24:48,722 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,722 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,728 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,741 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,742 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,742 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,747 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,800 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:48,917 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:48,918 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:48,934 INFO L85 PathProgramCache]: Analyzing trace with hash 924529178, now seen corresponding path program 1 times [2024-04-27 09:24:48,934 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,934 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,940 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,957 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:24:48,957 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:48,957 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:48,963 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:48,980 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:24:49,096 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:49,097 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:49,117 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366440, now seen corresponding path program 1 times [2024-04-27 09:24:49,117 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:49,117 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:49,123 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:49,141 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:24:49,141 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:49,141 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:49,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:49,164 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:24:49,297 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:49,297 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:49,323 INFO L85 PathProgramCache]: Analyzing trace with hash 924529179, now seen corresponding path program 12 times [2024-04-27 09:24:49,324 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:49,324 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:49,330 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:49,331 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:49,333 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:49,467 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:49,467 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:49,499 INFO L85 PathProgramCache]: Analyzing trace with hash 924529179, now seen corresponding path program 13 times [2024-04-27 09:24:49,500 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:49,500 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:49,506 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:49,521 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:49,521 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:49,521 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:49,528 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:49,543 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:49,676 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:49,676 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:49,699 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366425, now seen corresponding path program 12 times [2024-04-27 09:24:49,700 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:49,700 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:49,706 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:49,707 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:49,709 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:49,853 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:49,853 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:49,891 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366425, now seen corresponding path program 13 times [2024-04-27 09:24:49,891 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:49,891 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:49,898 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:49,913 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:49,913 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:49,913 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:49,920 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:49,935 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:50,065 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:50,066 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:50,095 INFO L85 PathProgramCache]: Analyzing trace with hash -585686115, now seen corresponding path program 12 times [2024-04-27 09:24:50,096 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:50,096 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:50,162 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:50,162 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:50,164 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:50,322 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:50,322 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:50,359 INFO L85 PathProgramCache]: Analyzing trace with hash -585686115, now seen corresponding path program 13 times [2024-04-27 09:24:50,360 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:50,360 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:50,367 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:50,385 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:50,386 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:50,386 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:50,393 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:50,411 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:50,556 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:50,556 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:50,587 INFO L85 PathProgramCache]: Analyzing trace with hash -976400253, now seen corresponding path program 11 times [2024-04-27 09:24:50,587 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:50,587 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:50,595 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:50,596 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:50,598 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:50,755 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:50,756 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:50,792 INFO L85 PathProgramCache]: Analyzing trace with hash -976400253, now seen corresponding path program 12 times [2024-04-27 09:24:50,793 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:50,793 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:50,800 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:50,815 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:50,816 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:50,816 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:50,823 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:50,841 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:50,989 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:50,989 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:51,087 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366424, now seen corresponding path program 14 times [2024-04-27 09:24:51,087 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,088 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:51,095 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:51,095 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:51,097 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:51,228 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:51,228 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:51,256 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366424, now seen corresponding path program 15 times [2024-04-27 09:24:51,256 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,257 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:51,263 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:51,263 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:51,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:51,394 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:51,394 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:51,477 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366424, now seen corresponding path program 16 times [2024-04-27 09:24:51,477 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,477 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:51,483 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:51,502 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:51,502 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,502 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:51,508 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:51,526 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:51,648 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:51,649 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:51,679 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366424, now seen corresponding path program 17 times [2024-04-27 09:24:51,679 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,679 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:51,685 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:51,699 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:51,699 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,699 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:51,705 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:51,718 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:51,830 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:51,830 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:51,845 INFO L85 PathProgramCache]: Analyzing trace with hash 924529164, now seen corresponding path program 14 times [2024-04-27 09:24:51,845 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,846 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:51,851 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:51,863 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:51,864 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,864 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:51,869 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:51,882 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:51,978 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:51,978 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:51,995 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366888, now seen corresponding path program 14 times [2024-04-27 09:24:51,995 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:51,995 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,001 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,074 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,074 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,074 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,080 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,092 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,190 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:52,190 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:52,206 INFO L85 PathProgramCache]: Analyzing trace with hash -585700440, now seen corresponding path program 13 times [2024-04-27 09:24:52,206 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,206 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,213 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,229 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,229 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,229 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,236 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,250 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,355 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:52,356 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:52,399 INFO L85 PathProgramCache]: Analyzing trace with hash 924529165, now seen corresponding path program 18 times [2024-04-27 09:24:52,399 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,399 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,405 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,421 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,422 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,422 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,428 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,445 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,557 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:52,558 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:52,577 INFO L85 PathProgramCache]: Analyzing trace with hash 924529165, now seen corresponding path program 19 times [2024-04-27 09:24:52,577 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,577 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,583 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,596 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,597 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,597 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,602 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,616 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,719 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:52,720 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:52,736 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366856, now seen corresponding path program 20 times [2024-04-27 09:24:52,736 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,736 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,742 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,755 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,755 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,755 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,761 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,774 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:52,880 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:52,880 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:52,914 INFO L85 PathProgramCache]: Analyzing trace with hash -216466911, now seen corresponding path program 21 times [2024-04-27 09:24:52,914 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,914 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,920 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,942 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:52,942 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:52,942 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:52,948 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:52,972 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:24:53,074 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:53,075 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:53,090 INFO L85 PathProgramCache]: Analyzing trace with hash -216466911, now seen corresponding path program 22 times [2024-04-27 09:24:53,091 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:53,091 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:53,097 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:53,189 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:53,189 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:53,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:53,195 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:53,212 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:53,314 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:53,314 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:53,331 INFO L85 PathProgramCache]: Analyzing trace with hash -976814122, now seen corresponding path program 23 times [2024-04-27 09:24:53,331 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:53,331 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:53,337 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:53,352 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:53,352 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:53,352 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:53,358 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:53,376 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:53,478 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:53,479 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:24:53,532 INFO L85 PathProgramCache]: Analyzing trace with hash -247271135, now seen corresponding path program 2 times [2024-04-27 09:24:53,533 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:53,533 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:53,538 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:53,812 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:53,812 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:53,812 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:53,818 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:53,846 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:53,959 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:53,959 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:53,977 INFO L85 PathProgramCache]: Analyzing trace with hash -247271135, now seen corresponding path program 3 times [2024-04-27 09:24:53,977 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:53,977 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:53,983 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:53,999 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:24:53,999 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:53,999 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:54,005 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:54,020 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:24:54,147 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:54,147 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:54,193 INFO L85 PathProgramCache]: Analyzing trace with hash 924529521, now seen corresponding path program 2 times [2024-04-27 09:24:54,193 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:54,193 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:54,200 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:54,226 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:54,226 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:54,226 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:54,234 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:54,259 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:54,401 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:54,402 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:54,422 INFO L85 PathProgramCache]: Analyzing trace with hash 924529521, now seen corresponding path program 3 times [2024-04-27 09:24:54,422 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:54,422 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:54,428 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:54,444 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:24:54,445 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:54,445 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:54,451 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:54,470 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:24:54,602 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:54,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:56,669 INFO L85 PathProgramCache]: Analyzing trace with hash -247271134, now seen corresponding path program 24 times [2024-04-27 09:24:56,670 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:56,670 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:56,676 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:56,676 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:56,678 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:56,803 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:56,803 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:56,829 INFO L85 PathProgramCache]: Analyzing trace with hash -247271134, now seen corresponding path program 25 times [2024-04-27 09:24:56,830 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:56,830 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:56,836 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:56,836 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:56,838 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:56,950 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:56,951 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:57,018 INFO L85 PathProgramCache]: Analyzing trace with hash -247271134, now seen corresponding path program 26 times [2024-04-27 09:24:57,018 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,018 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,024 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:57,024 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:57,026 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:57,142 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:57,143 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:57,174 INFO L85 PathProgramCache]: Analyzing trace with hash -247271134, now seen corresponding path program 27 times [2024-04-27 09:24:57,174 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,174 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,180 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:57,193 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:57,193 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,193 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,199 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:57,212 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:57,314 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:57,314 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:57,331 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902468, now seen corresponding path program 4 times [2024-04-27 09:24:57,332 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,332 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,337 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:57,349 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:57,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,355 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:57,367 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:57,549 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:57,549 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:57,563 INFO L85 PathProgramCache]: Analyzing trace with hash -247270730, now seen corresponding path program 4 times [2024-04-27 09:24:57,563 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,563 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,569 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:57,581 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:57,581 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,581 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,586 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:57,598 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:57,706 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:57,706 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:57,731 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902467, now seen corresponding path program 28 times [2024-04-27 09:24:57,731 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,731 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,737 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:57,737 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:57,739 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:57,862 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:57,862 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:57,879 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902467, now seen corresponding path program 29 times [2024-04-27 09:24:57,879 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,879 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,885 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:57,897 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:57,897 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:57,897 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:57,902 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:57,914 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:58,015 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:58,015 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:24:58,031 INFO L85 PathProgramCache]: Analyzing trace with hash -247270698, now seen corresponding path program 30 times [2024-04-27 09:24:58,031 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:58,031 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:58,037 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:58,051 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:58,051 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:58,051 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:58,057 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:24:58,070 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:24:58,181 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:58,181 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:58,203 INFO L85 PathProgramCache]: Analyzing trace with hash -247107702, now seen corresponding path program 31 times [2024-04-27 09:24:58,203 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:58,203 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:58,210 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,210 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:58,212 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,324 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:58,324 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:58,348 INFO L85 PathProgramCache]: Analyzing trace with hash 929595928, now seen corresponding path program 15 times [2024-04-27 09:24:58,348 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:58,348 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:58,354 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,354 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:58,356 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,463 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:58,463 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:58,486 INFO L85 PathProgramCache]: Analyzing trace with hash -1247297204, now seen corresponding path program 15 times [2024-04-27 09:24:58,486 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:58,486 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:58,492 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,492 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:58,494 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,607 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:58,607 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:58,631 INFO L85 PathProgramCache]: Analyzing trace with hash -11507532, now seen corresponding path program 14 times [2024-04-27 09:24:58,632 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:58,632 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:58,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,638 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:58,640 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,754 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:58,754 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:58,814 INFO L85 PathProgramCache]: Analyzing trace with hash 929595929, now seen corresponding path program 32 times [2024-04-27 09:24:58,814 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:58,814 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:58,820 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,820 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:58,822 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,932 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:58,932 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:58,957 INFO L85 PathProgramCache]: Analyzing trace with hash 929595929, now seen corresponding path program 33 times [2024-04-27 09:24:58,958 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:58,958 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:58,964 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:58,964 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:58,966 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,080 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:59,081 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:24:59,240 INFO L85 PathProgramCache]: Analyzing trace with hash -1254897197, now seen corresponding path program 34 times [2024-04-27 09:24:59,240 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:59,240 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:59,246 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,246 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:59,248 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,442 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:59,442 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:59,472 INFO L85 PathProgramCache]: Analyzing trace with hash -1254897197, now seen corresponding path program 35 times [2024-04-27 09:24:59,472 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:59,472 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:59,481 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,481 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:59,483 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,612 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:59,612 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:59,634 INFO L85 PathProgramCache]: Analyzing trace with hash 375161452, now seen corresponding path program 36 times [2024-04-27 09:24:59,634 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:59,634 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:59,643 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,644 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:59,646 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,769 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:59,769 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:24:59,830 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310549, now seen corresponding path program 2 times [2024-04-27 09:24:59,830 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:59,830 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:59,837 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,837 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:59,839 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,967 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:24:59,967 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:24:59,987 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310549, now seen corresponding path program 3 times [2024-04-27 09:24:59,987 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:24:59,987 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:24:59,995 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:24:59,995 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:24:59,997 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,119 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:00,119 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:00,227 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013127, now seen corresponding path program 1 times [2024-04-27 09:25:00,227 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:00,227 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:00,234 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,234 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:00,236 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,375 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:00,375 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:00,405 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013127, now seen corresponding path program 2 times [2024-04-27 09:25:00,405 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:00,405 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:00,412 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,412 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:00,413 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,545 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:00,545 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:00,628 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310550, now seen corresponding path program 37 times [2024-04-27 09:25:00,628 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:00,628 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:00,634 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,634 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:00,636 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,764 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:00,764 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:00,789 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310550, now seen corresponding path program 38 times [2024-04-27 09:25:00,789 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:00,789 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:00,795 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,795 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:00,797 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:00,924 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:00,924 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:00,980 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310550, now seen corresponding path program 39 times [2024-04-27 09:25:00,980 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:00,981 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:00,986 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:01,000 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:01,000 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:01,001 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:01,006 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:01,020 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:01,146 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:01,146 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:01,184 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310550, now seen corresponding path program 40 times [2024-04-27 09:25:01,184 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:01,184 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:01,190 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:01,205 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:01,206 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:01,206 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:01,212 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:01,228 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:01,356 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:01,357 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:01,415 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013095, now seen corresponding path program 41 times [2024-04-27 09:25:01,415 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:01,415 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:01,421 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:01,422 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:01,423 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:01,554 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:01,554 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:01,606 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013095, now seen corresponding path program 42 times [2024-04-27 09:25:01,606 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:01,606 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:01,612 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:01,613 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:01,614 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:01,723 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:01,724 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:01,744 INFO L85 PathProgramCache]: Analyzing trace with hash -800927646, now seen corresponding path program 43 times [2024-04-27 09:25:01,744 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:01,745 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:01,750 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:01,759 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:01,760 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:01,760 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:01,765 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:01,775 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:01,898 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:01,898 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:02,006 INFO L85 PathProgramCache]: Analyzing trace with hash -892318268, now seen corresponding path program 44 times [2024-04-27 09:25:02,007 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:02,007 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:02,012 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,012 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:02,014 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,140 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:02,141 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:02,163 INFO L85 PathProgramCache]: Analyzing trace with hash -1892062424, now seen corresponding path program 4 times [2024-04-27 09:25:02,163 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:02,163 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:02,169 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,169 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:02,170 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,291 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:02,291 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:02,318 INFO L85 PathProgramCache]: Analyzing trace with hash 1475607110, now seen corresponding path program 3 times [2024-04-27 09:25:02,319 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:02,319 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:02,324 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,325 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:02,326 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,454 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:02,455 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:02,483 INFO L85 PathProgramCache]: Analyzing trace with hash -1892062423, now seen corresponding path program 45 times [2024-04-27 09:25:02,483 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:02,483 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:02,489 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,489 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:02,490 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,646 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:02,646 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:02,658 INFO L85 PathProgramCache]: Analyzing trace with hash -1892062423, now seen corresponding path program 46 times [2024-04-27 09:25:02,659 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:02,659 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:02,664 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:02,677 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:02,677 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:02,677 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:02,683 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:02,695 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:02,821 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:02,821 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:02,848 INFO L85 PathProgramCache]: Analyzing trace with hash 1475607142, now seen corresponding path program 47 times [2024-04-27 09:25:02,848 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:02,848 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:02,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,854 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:02,856 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,968 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:02,968 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:02,989 INFO L85 PathProgramCache]: Analyzing trace with hash -1965499046, now seen corresponding path program 1 times [2024-04-27 09:25:02,989 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:02,989 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:02,994 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:02,994 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:02,995 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:03,106 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:03,106 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:03,132 INFO L85 PathProgramCache]: Analyzing trace with hash -800928182, now seen corresponding path program 1 times [2024-04-27 09:25:03,132 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:03,132 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:03,137 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:03,137 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:03,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:03,257 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:03,257 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:03,320 INFO L85 PathProgramCache]: Analyzing trace with hash -714055660, now seen corresponding path program 1 times [2024-04-27 09:25:03,321 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:03,321 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:03,326 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:03,333 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:03,334 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:03,334 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:03,339 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:03,346 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:03,460 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:03,460 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:03,638 INFO L85 PathProgramCache]: Analyzing trace with hash -2002975466, now seen corresponding path program 1 times [2024-04-27 09:25:03,639 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:03,639 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:03,644 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:03,651 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:03,652 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:03,652 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:03,657 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:03,664 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:03,780 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:03,781 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:05,843 INFO L85 PathProgramCache]: Analyzing trace with hash -1962605894, now seen corresponding path program 1 times [2024-04-27 09:25:05,843 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:05,844 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:05,848 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:05,856 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:05,856 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:05,856 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:05,861 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:05,868 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:05,983 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:05,983 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:06,033 INFO L85 PathProgramCache]: Analyzing trace with hash -64612036, now seen corresponding path program 1 times [2024-04-27 09:25:06,033 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,033 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,038 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,043 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:06,043 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,043 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,048 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,053 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:06,158 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:06,158 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:06,202 INFO L85 PathProgramCache]: Analyzing trace with hash -706935906, now seen corresponding path program 1 times [2024-04-27 09:25:06,202 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,202 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,207 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,216 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:06,216 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,216 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,222 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,232 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:06,335 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:06,336 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:06,379 INFO L85 PathProgramCache]: Analyzing trace with hash -684533744, now seen corresponding path program 2 times [2024-04-27 09:25:06,379 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,379 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,458 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,467 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:06,467 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,467 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,472 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,480 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:06,582 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:06,582 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:06,661 INFO L85 PathProgramCache]: Analyzing trace with hash 253845572, now seen corresponding path program 1 times [2024-04-27 09:25:06,662 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,662 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,667 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,675 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:06,675 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,681 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,689 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:06,788 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:06,788 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:06,832 INFO L85 PathProgramCache]: Analyzing trace with hash -1961744842, now seen corresponding path program 2 times [2024-04-27 09:25:06,832 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,832 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,837 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,845 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:06,845 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:06,845 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:06,850 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:06,858 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:06,978 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:06,978 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:09,037 INFO L85 PathProgramCache]: Analyzing trace with hash 1869878840, now seen corresponding path program 1 times [2024-04-27 09:25:09,038 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:09,038 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:09,045 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:09,045 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:09,046 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:09,162 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:09,163 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:11,526 INFO L85 PathProgramCache]: Analyzing trace with hash -677383110, now seen corresponding path program 2 times [2024-04-27 09:25:11,526 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:11,526 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:11,532 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:11,532 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:11,533 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:11,638 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:11,638 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:11,783 INFO L85 PathProgramCache]: Analyzing trace with hash -684502992, now seen corresponding path program 3 times [2024-04-27 09:25:11,784 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:11,784 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:11,789 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:11,790 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:11,791 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:11,908 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:11,908 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:11,976 INFO L85 PathProgramCache]: Analyzing trace with hash -677375470, now seen corresponding path program 4 times [2024-04-27 09:25:11,976 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:11,976 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:11,982 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:11,982 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:11,983 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:12,093 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:12,093 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:12,142 INFO L85 PathProgramCache]: Analyzing trace with hash 108284426, now seen corresponding path program 5 times [2024-04-27 09:25:12,142 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:12,142 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:12,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:12,148 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:12,150 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:12,256 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:12,256 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:14,308 INFO L85 PathProgramCache]: Analyzing trace with hash -938149978, now seen corresponding path program 1 times [2024-04-27 09:25:14,308 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:14,308 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:14,314 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:14,336 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:14,336 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:14,336 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:14,342 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:14,364 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:14,459 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:14,460 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:16,526 INFO L85 PathProgramCache]: Analyzing trace with hash 982121868, now seen corresponding path program 1 times [2024-04-27 09:25:16,526 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:16,526 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:16,532 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:16,555 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:16,555 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:16,555 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:16,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:16,584 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:16,691 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:16,691 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:16,760 INFO L85 PathProgramCache]: Analyzing trace with hash -938149977, now seen corresponding path program 6 times [2024-04-27 09:25:16,760 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:16,760 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:16,766 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:16,766 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:16,768 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:16,878 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:16,878 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:16,934 INFO L85 PathProgramCache]: Analyzing trace with hash -938149977, now seen corresponding path program 7 times [2024-04-27 09:25:16,934 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:16,934 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:16,940 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:16,940 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:16,942 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:17,052 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:17,052 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:17,116 INFO L85 PathProgramCache]: Analyzing trace with hash -1936169623, now seen corresponding path program 8 times [2024-04-27 09:25:17,116 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:17,116 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:17,190 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:17,190 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:17,191 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:17,325 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:17,325 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:17,481 INFO L85 PathProgramCache]: Analyzing trace with hash -1936169623, now seen corresponding path program 9 times [2024-04-27 09:25:17,481 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:17,481 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:17,487 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:17,487 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:17,489 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:17,621 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:17,621 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:17,711 INFO L85 PathProgramCache]: Analyzing trace with hash 476197018, now seen corresponding path program 1 times [2024-04-27 09:25:17,712 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:17,712 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:17,718 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:17,718 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:17,719 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:17,846 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:17,847 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:17,924 INFO L85 PathProgramCache]: Analyzing trace with hash 1877205780, now seen corresponding path program 1 times [2024-04-27 09:25:17,924 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:17,924 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:17,931 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:17,931 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:17,933 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:18,063 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:18,063 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:18,130 INFO L85 PathProgramCache]: Analyzing trace with hash 476197019, now seen corresponding path program 10 times [2024-04-27 09:25:18,130 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:18,130 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:18,136 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:18,136 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:18,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:18,271 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:18,271 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:18,337 INFO L85 PathProgramCache]: Analyzing trace with hash 476197019, now seen corresponding path program 11 times [2024-04-27 09:25:18,337 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:18,337 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:18,343 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:18,356 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:18,356 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:18,356 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:18,362 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:18,374 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:18,492 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:18,492 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:18,566 INFO L85 PathProgramCache]: Analyzing trace with hash 1877205812, now seen corresponding path program 12 times [2024-04-27 09:25:18,566 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:18,566 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:18,572 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:18,572 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:18,574 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:18,693 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:18,693 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:18,742 INFO L85 PathProgramCache]: Analyzing trace with hash 97441938, now seen corresponding path program 13 times [2024-04-27 09:25:18,742 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:18,742 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:18,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:18,767 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:18,767 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:18,767 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:18,774 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:18,794 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:18,912 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:18,913 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:19,017 INFO L85 PathProgramCache]: Analyzing trace with hash 1877194268, now seen corresponding path program 14 times [2024-04-27 09:25:19,017 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:19,017 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:19,023 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:19,024 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:25:19,025 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:25:19,744 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:19,744 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:19,793 INFO L85 PathProgramCache]: Analyzing trace with hash 1890211556, now seen corresponding path program 1 times [2024-04-27 09:25:19,794 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:19,794 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:19,799 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:19,805 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:19,805 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:19,805 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:19,810 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:19,816 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:25:19,817 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2024-04-27 09:25:19,823 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=1014, Invalid=28742, Unknown=0, NotChecked=0, Total=29756 [2024-04-27 09:25:20,174 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:20,174 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:20,226 INFO L85 PathProgramCache]: Analyzing trace with hash 133906032, now seen corresponding path program 10 times [2024-04-27 09:25:20,226 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:20,226 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:20,232 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:20,241 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:20,241 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:20,241 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:20,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:20,256 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:20,377 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:20,377 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:20,428 INFO L85 PathProgramCache]: Analyzing trace with hash 1765500510, now seen corresponding path program 11 times [2024-04-27 09:25:20,428 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:20,428 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:20,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:20,441 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:20,441 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:20,441 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:20,446 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:20,454 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:20,566 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:20,566 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:20,615 INFO L85 PathProgramCache]: Analyzing trace with hash -1104742204, now seen corresponding path program 10 times [2024-04-27 09:25:20,615 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:20,615 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:20,620 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:20,629 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:20,629 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:20,629 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:20,634 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:20,643 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:20,753 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:20,753 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:20,806 INFO L85 PathProgramCache]: Analyzing trace with hash 1442424242, now seen corresponding path program 11 times [2024-04-27 09:25:20,806 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:20,806 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:20,811 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:20,819 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:20,820 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:20,820 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:20,825 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:20,833 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:20,944 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:20,944 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:21,000 INFO L85 PathProgramCache]: Analyzing trace with hash 1765629524, now seen corresponding path program 10 times [2024-04-27 09:25:21,000 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,000 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,006 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,016 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:21,017 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,017 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,023 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,033 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:21,158 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:21,159 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:21,204 INFO L85 PathProgramCache]: Analyzing trace with hash 462171970, now seen corresponding path program 11 times [2024-04-27 09:25:21,204 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,204 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,209 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,217 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:21,217 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,217 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,222 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,230 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:21,337 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:21,338 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:21,412 INFO L85 PathProgramCache]: Analyzing trace with hash 1800438204, now seen corresponding path program 6 times [2024-04-27 09:25:21,412 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,412 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,418 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,427 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:21,427 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,427 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,442 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:21,558 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:21,558 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:21,626 INFO L85 PathProgramCache]: Analyzing trace with hash -1075220290, now seen corresponding path program 7 times [2024-04-27 09:25:21,627 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,627 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,632 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,645 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:21,645 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,645 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,650 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,664 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:21,789 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:21,789 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:21,841 INFO L85 PathProgramCache]: Analyzing trace with hash 1028119950, now seen corresponding path program 6 times [2024-04-27 09:25:21,841 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,841 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,856 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:21,856 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:21,856 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:21,862 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:21,872 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:21,988 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:21,988 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:22,064 INFO L85 PathProgramCache]: Analyzing trace with hash 1766430992, now seen corresponding path program 7 times [2024-04-27 09:25:22,064 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:22,064 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:22,070 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:22,079 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:22,079 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:22,080 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:22,085 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:22,094 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:22,210 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:22,210 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:22,428 INFO L85 PathProgramCache]: Analyzing trace with hash 1442454994, now seen corresponding path program 37 times [2024-04-27 09:25:22,428 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:22,428 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:22,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:22,442 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:22,442 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:22,442 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:22,525 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:22,535 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:22,641 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:22,641 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:24,692 INFO L85 PathProgramCache]: Analyzing trace with hash 1835576456, now seen corresponding path program 38 times [2024-04-27 09:25:24,692 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:24,692 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:24,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:24,710 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:24,711 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:24,711 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:24,716 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:24,729 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:24,837 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:24,837 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:24,903 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295392, now seen corresponding path program 8 times [2024-04-27 09:25:24,903 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:24,903 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:24,908 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:24,923 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:24,923 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:24,923 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:24,929 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:24,942 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:25,049 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:25,049 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:25,119 INFO L85 PathProgramCache]: Analyzing trace with hash -1242581110, now seen corresponding path program 8 times [2024-04-27 09:25:25,120 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:25,120 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:25,125 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:25,138 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:25,139 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:25,139 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:25,144 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:25,160 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:25,275 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:25,276 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:25,416 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295393, now seen corresponding path program 39 times [2024-04-27 09:25:25,416 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:25,416 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:25,422 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:25,433 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:25,433 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:25,433 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:25,440 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:25,454 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:25,572 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:25,572 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:25,622 INFO L85 PathProgramCache]: Analyzing trace with hash 1068295393, now seen corresponding path program 40 times [2024-04-27 09:25:25,622 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:25,622 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:25,628 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:25,640 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:25,640 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:25,640 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:25,647 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:25,658 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:25,775 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:25,775 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:27,839 INFO L85 PathProgramCache]: Analyzing trace with hash 1029043471, now seen corresponding path program 41 times [2024-04-27 09:25:27,839 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:27,839 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:27,844 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:27,857 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:27,857 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:27,857 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:27,862 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:27,874 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:27,987 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:27,987 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:28,035 INFO L85 PathProgramCache]: Analyzing trace with hash 1029043471, now seen corresponding path program 42 times [2024-04-27 09:25:28,036 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:28,036 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:28,042 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:28,053 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:28,053 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:28,053 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:28,058 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:28,067 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:28,176 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:28,177 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:28,328 INFO L85 PathProgramCache]: Analyzing trace with hash -1235012236, now seen corresponding path program 43 times [2024-04-27 09:25:28,329 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:28,329 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:28,334 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:28,344 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:25:28,344 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:28,344 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:28,349 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:28,359 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:25:28,471 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:28,471 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:28,516 INFO L85 PathProgramCache]: Analyzing trace with hash 1835584322, now seen corresponding path program 44 times [2024-04-27 09:25:28,516 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:28,516 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:28,522 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:28,532 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:28,532 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:28,532 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:28,538 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:28,547 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:28,661 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:28,662 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:28,711 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431952, now seen corresponding path program 12 times [2024-04-27 09:25:28,711 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:28,711 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:28,717 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:28,725 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:28,725 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:28,725 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:28,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:28,739 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:28,953 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:28,953 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:29,009 INFO L85 PathProgramCache]: Analyzing trace with hash -1075184236, now seen corresponding path program 12 times [2024-04-27 09:25:29,009 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,009 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,015 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,025 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:29,025 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,026 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,031 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,041 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:29,178 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:29,178 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:29,231 INFO L85 PathProgramCache]: Analyzing trace with hash 1029027180, now seen corresponding path program 12 times [2024-04-27 09:25:29,231 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,231 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,237 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,247 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:29,248 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,248 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,253 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,263 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:29,395 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:29,395 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:29,448 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431953, now seen corresponding path program 45 times [2024-04-27 09:25:29,448 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,448 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,454 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,464 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:29,464 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,465 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,480 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:29,616 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:29,616 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:29,668 INFO L85 PathProgramCache]: Analyzing trace with hash 1766431953, now seen corresponding path program 46 times [2024-04-27 09:25:29,668 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,669 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,675 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,685 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:29,685 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,685 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,691 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,701 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:29,823 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:29,823 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:29,886 INFO L85 PathProgramCache]: Analyzing trace with hash -1074943942, now seen corresponding path program 47 times [2024-04-27 09:25:29,886 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,886 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,892 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,904 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:29,905 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:29,905 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:29,911 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:29,923 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:30,043 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:30,043 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:32,108 INFO L85 PathProgramCache]: Analyzing trace with hash 1442455228, now seen corresponding path program 48 times [2024-04-27 09:25:32,108 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:32,108 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:32,113 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:32,125 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:32,125 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:32,125 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:32,130 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:32,142 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:32,244 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:32,244 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:32,277 INFO L85 PathProgramCache]: Analyzing trace with hash -802867016, now seen corresponding path program 7 times [2024-04-27 09:25:32,277 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:32,277 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:32,282 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:32,288 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:32,288 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:32,288 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:32,293 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:32,298 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:32,404 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:32,404 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:32,449 INFO L85 PathProgramCache]: Analyzing trace with hash 1538914140, now seen corresponding path program 8 times [2024-04-27 09:25:32,449 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:32,449 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:32,454 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:32,463 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:32,463 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:32,463 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:32,468 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:32,476 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:32,605 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:32,605 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:34,658 INFO L85 PathProgramCache]: Analyzing trace with hash -866061426, now seen corresponding path program 10 times [2024-04-27 09:25:34,658 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:34,658 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:34,663 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:34,673 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:34,673 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:34,673 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:34,678 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:34,687 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:34,798 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:34,799 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:34,848 INFO L85 PathProgramCache]: Analyzing trace with hash -148387076, now seen corresponding path program 11 times [2024-04-27 09:25:34,849 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:34,849 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:34,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:34,862 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:34,862 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:34,862 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:34,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:34,875 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:34,986 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:34,987 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:35,031 INFO L85 PathProgramCache]: Analyzing trace with hash -305715226, now seen corresponding path program 10 times [2024-04-27 09:25:35,031 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:35,031 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:35,036 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:35,045 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:35,045 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:35,045 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:35,050 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:35,059 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:35,259 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:35,259 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:35,304 INFO L85 PathProgramCache]: Analyzing trace with hash 549401940, now seen corresponding path program 11 times [2024-04-27 09:25:35,305 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:35,305 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:35,310 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:35,318 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:35,318 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:35,318 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:35,323 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:35,331 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:35,439 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:35,440 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:35,487 INFO L85 PathProgramCache]: Analyzing trace with hash -148258062, now seen corresponding path program 10 times [2024-04-27 09:25:35,488 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:35,488 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:35,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:35,501 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:35,501 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:35,501 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:35,506 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:35,514 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:35,621 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:35,622 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:35,667 INFO L85 PathProgramCache]: Analyzing trace with hash 1541743456, now seen corresponding path program 11 times [2024-04-27 09:25:35,667 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:35,668 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:35,673 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:35,681 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:35,681 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:35,681 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:35,686 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:35,694 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:35,808 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:35,808 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:37,868 INFO L85 PathProgramCache]: Analyzing trace with hash 866218078, now seen corresponding path program 6 times [2024-04-27 09:25:37,868 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:37,869 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:37,874 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:37,883 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:37,883 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:37,883 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:37,888 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:37,897 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:38,009 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:38,009 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:38,073 INFO L85 PathProgramCache]: Analyzing trace with hash -276193312, now seen corresponding path program 7 times [2024-04-27 09:25:38,073 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,073 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,078 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,092 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:38,092 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,092 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,097 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,111 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:38,222 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:38,222 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:38,272 INFO L85 PathProgramCache]: Analyzing trace with hash 28152492, now seen corresponding path program 6 times [2024-04-27 09:25:38,272 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,272 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,278 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,287 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:38,287 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,287 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,293 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,302 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:38,413 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:38,414 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:38,512 INFO L85 PathProgramCache]: Analyzing trace with hash -147456594, now seen corresponding path program 7 times [2024-04-27 09:25:38,512 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,512 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,517 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,526 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:38,526 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,526 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,531 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,540 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:38,654 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:38,655 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:38,700 INFO L85 PathProgramCache]: Analyzing trace with hash 549432692, now seen corresponding path program 37 times [2024-04-27 09:25:38,700 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,700 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,706 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,715 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:38,715 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,715 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,720 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,728 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:38,829 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:38,829 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:38,899 INFO L85 PathProgramCache]: Analyzing trace with hash 901356330, now seen corresponding path program 38 times [2024-04-27 09:25:38,899 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,899 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,905 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,917 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:38,917 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:38,917 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:38,923 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:38,936 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:39,047 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:39,048 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:39,108 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724738, now seen corresponding path program 8 times [2024-04-27 09:25:39,108 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:39,108 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:39,114 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:39,126 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:39,127 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:39,127 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:39,132 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:39,145 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:39,343 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:39,343 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:39,413 INFO L85 PathProgramCache]: Analyzing trace with hash -1379957332, now seen corresponding path program 8 times [2024-04-27 09:25:39,413 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:39,413 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:39,419 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:39,434 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:39,434 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:39,434 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:39,440 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:39,455 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:39,579 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:39,579 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:39,652 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724737, now seen corresponding path program 39 times [2024-04-27 09:25:39,652 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:39,652 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:39,662 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:39,674 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:39,674 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:39,674 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:39,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:39,692 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:39,815 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:39,815 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:39,867 INFO L85 PathProgramCache]: Analyzing trace with hash -2122724737, now seen corresponding path program 40 times [2024-04-27 09:25:39,867 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:39,867 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:39,873 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:39,892 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:39,893 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:39,893 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:39,899 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:39,909 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:40,035 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:40,035 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:40,106 INFO L85 PathProgramCache]: Analyzing trace with hash 29076013, now seen corresponding path program 41 times [2024-04-27 09:25:40,106 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:40,106 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:40,112 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:40,127 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:40,128 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:40,128 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:40,134 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:40,148 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:40,274 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:40,274 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:40,330 INFO L85 PathProgramCache]: Analyzing trace with hash 29076013, now seen corresponding path program 42 times [2024-04-27 09:25:40,330 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:40,330 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:40,336 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:40,346 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:40,347 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:40,347 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:40,353 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:40,363 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:40,491 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:40,492 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:42,543 INFO L85 PathProgramCache]: Analyzing trace with hash -1372388458, now seen corresponding path program 43 times [2024-04-27 09:25:42,544 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:42,544 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:42,549 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:42,560 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:42,560 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:42,560 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:42,565 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:42,575 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:42,699 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:42,699 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:42,754 INFO L85 PathProgramCache]: Analyzing trace with hash 901364196, now seen corresponding path program 44 times [2024-04-27 09:25:42,754 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:42,754 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:42,760 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:42,769 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:42,769 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:42,769 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:42,774 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:42,783 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:42,891 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:42,891 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:42,939 INFO L85 PathProgramCache]: Analyzing trace with hash -147455634, now seen corresponding path program 12 times [2024-04-27 09:25:42,939 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:42,939 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:42,945 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:42,954 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:42,955 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:42,955 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:42,960 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:42,970 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:43,086 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:43,086 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:43,131 INFO L85 PathProgramCache]: Analyzing trace with hash -276157258, now seen corresponding path program 12 times [2024-04-27 09:25:43,131 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:43,131 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:43,136 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:43,145 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:43,145 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:43,145 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:43,150 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:43,158 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:43,269 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:43,269 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:43,316 INFO L85 PathProgramCache]: Analyzing trace with hash 29059722, now seen corresponding path program 12 times [2024-04-27 09:25:43,316 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:43,316 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:43,321 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:43,330 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:43,330 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:43,330 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:43,335 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:43,343 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:43,542 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:43,542 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:45,612 INFO L85 PathProgramCache]: Analyzing trace with hash -147455633, now seen corresponding path program 45 times [2024-04-27 09:25:45,612 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:45,612 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:45,618 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:45,629 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:45,630 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:45,630 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:45,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:45,646 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:45,759 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:45,759 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:45,809 INFO L85 PathProgramCache]: Analyzing trace with hash -147455633, now seen corresponding path program 46 times [2024-04-27 09:25:45,809 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:45,809 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:45,814 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:45,823 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:45,823 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:45,824 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:45,829 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:45,837 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:45,935 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:45,935 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:45,967 INFO L85 PathProgramCache]: Analyzing trace with hash -275916964, now seen corresponding path program 47 times [2024-04-27 09:25:45,968 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:45,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:45,973 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:45,982 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:45,982 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:45,982 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:45,987 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:45,996 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:46,094 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:46,095 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:25:46,219 INFO L85 PathProgramCache]: Analyzing trace with hash 549432926, now seen corresponding path program 48 times [2024-04-27 09:25:46,219 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,219 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,224 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,235 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:46,235 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,235 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,240 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,252 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:46,352 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:46,352 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:46,384 INFO L85 PathProgramCache]: Analyzing trace with hash -1965561510, now seen corresponding path program 7 times [2024-04-27 09:25:46,384 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,384 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,389 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,394 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:46,394 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,394 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,399 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,404 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:46,513 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:46,513 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:46,559 INFO L85 PathProgramCache]: Analyzing trace with hash 881002366, now seen corresponding path program 8 times [2024-04-27 09:25:46,560 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,560 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,565 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,573 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:46,573 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,573 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,578 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,586 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:46,690 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:46,691 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:46,765 INFO L85 PathProgramCache]: Analyzing trace with hash -1794914828, now seen corresponding path program 10 times [2024-04-27 09:25:46,765 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,766 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,771 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,781 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:46,781 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,781 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,787 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,797 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:46,911 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:46,912 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:46,970 INFO L85 PathProgramCache]: Analyzing trace with hash 784723546, now seen corresponding path program 11 times [2024-04-27 09:25:46,970 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,970 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,975 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,985 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:46,985 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:46,985 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:46,990 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:46,999 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:47,115 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:47,115 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:47,189 INFO L85 PathProgramCache]: Analyzing trace with hash -1444057016, now seen corresponding path program 10 times [2024-04-27 09:25:47,189 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:47,189 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:47,194 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:47,208 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:47,208 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:47,208 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:47,214 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:47,224 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:47,339 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:47,339 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:47,396 INFO L85 PathProgramCache]: Analyzing trace with hash -251781714, now seen corresponding path program 11 times [2024-04-27 09:25:47,396 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:47,396 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:47,402 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:47,411 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:47,411 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:47,411 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:47,416 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:47,426 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:47,601 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:47,601 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:47,674 INFO L85 PathProgramCache]: Analyzing trace with hash 784852440, now seen corresponding path program 10 times [2024-04-27 09:25:47,674 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:47,674 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:47,679 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:47,691 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:47,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:47,691 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:47,697 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:47,708 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:47,822 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:47,823 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:47,895 INFO L85 PathProgramCache]: Analyzing trace with hash 1377351486, now seen corresponding path program 11 times [2024-04-27 09:25:47,895 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:47,896 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:47,901 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:47,912 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:47,912 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:47,912 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:47,917 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:47,928 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:48,046 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:48,046 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:48,105 INFO L85 PathProgramCache]: Analyzing trace with hash 2136414520, now seen corresponding path program 6 times [2024-04-27 09:25:48,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,105 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,111 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,122 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:48,122 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,122 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,128 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,138 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:48,253 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:48,253 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:48,317 INFO L85 PathProgramCache]: Analyzing trace with hash -1414535102, now seen corresponding path program 7 times [2024-04-27 09:25:48,317 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,317 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,323 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,334 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:48,334 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,334 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,339 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,349 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:48,469 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:48,469 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:48,579 INFO L85 PathProgramCache]: Analyzing trace with hash -900823798, now seen corresponding path program 6 times [2024-04-27 09:25:48,580 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,580 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,588 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,600 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:48,600 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,600 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,606 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,617 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:48,734 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:48,734 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:48,782 INFO L85 PathProgramCache]: Analyzing trace with hash 785653908, now seen corresponding path program 7 times [2024-04-27 09:25:48,783 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,783 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,799 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:48,799 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,799 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,805 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,816 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:48,922 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:48,923 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:48,955 INFO L85 PathProgramCache]: Analyzing trace with hash -1414504350, now seen corresponding path program 43 times [2024-04-27 09:25:48,955 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,955 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,961 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,972 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:25:48,972 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:48,972 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:48,978 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:48,988 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:25:49,104 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:49,104 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:49,175 INFO L85 PathProgramCache]: Analyzing trace with hash -2129011578, now seen corresponding path program 44 times [2024-04-27 09:25:49,175 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:49,175 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:49,181 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:49,439 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:49,439 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:49,439 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:49,446 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:49,462 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:49,572 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:49,572 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:51,605 INFO L85 PathProgramCache]: Analyzing trace with hash 1885347772, now seen corresponding path program 45 times [2024-04-27 09:25:51,605 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:51,606 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:51,611 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:51,621 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:51,621 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:51,621 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:51,626 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:51,636 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:51,733 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:51,733 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:51,771 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761108, now seen corresponding path program 8 times [2024-04-27 09:25:51,771 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:51,771 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:51,777 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:51,787 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:51,787 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:51,787 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:51,792 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:51,802 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:51,992 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:51,992 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:52,042 INFO L85 PathProgramCache]: Analyzing trace with hash -656986690, now seen corresponding path program 8 times [2024-04-27 09:25:52,042 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,042 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,048 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:52,059 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:52,059 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,059 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,067 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:52,077 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:52,179 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:52,179 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:52,250 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 46 times [2024-04-27 09:25:52,250 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,250 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,256 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:52,266 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:52,266 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,266 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,272 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:52,282 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:52,385 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:52,385 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:52,440 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 47 times [2024-04-27 09:25:52,440 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,440 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,446 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:52,540 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:52,540 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,540 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,548 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:52,568 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:52,674 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:52,675 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:52,722 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 48 times [2024-04-27 09:25:52,723 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,723 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,728 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:52,738 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:52,738 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,738 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,745 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:52,758 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:52,864 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:52,864 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:52,921 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 49 times [2024-04-27 09:25:52,921 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:52,921 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:52,928 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,016 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:53,016 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,017 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,023 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,040 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:53,148 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:53,148 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:53,204 INFO L85 PathProgramCache]: Analyzing trace with hash -649536984, now seen corresponding path program 50 times [2024-04-27 09:25:53,204 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,204 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,211 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,225 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:53,225 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,225 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,231 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,243 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:53,354 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:53,355 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:53,421 INFO L85 PathProgramCache]: Analyzing trace with hash 1885355518, now seen corresponding path program 51 times [2024-04-27 09:25:53,421 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,421 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,428 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,441 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:53,441 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,442 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,447 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,458 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:53,567 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:53,567 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:53,632 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849380, now seen corresponding path program 12 times [2024-04-27 09:25:53,632 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,632 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,651 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:53,651 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,651 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,656 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,671 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:53,775 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:53,776 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:53,832 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690424, now seen corresponding path program 12 times [2024-04-27 09:25:53,832 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,832 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,837 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,851 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:53,851 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:53,851 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:53,856 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:53,868 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:54,055 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:54,055 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:54,115 INFO L85 PathProgramCache]: Analyzing trace with hash -1601762760, now seen corresponding path program 12 times [2024-04-27 09:25:54,115 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,115 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,121 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,137 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:54,137 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,137 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,143 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,157 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:54,270 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:54,271 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:54,324 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 52 times [2024-04-27 09:25:54,325 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,325 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,331 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,342 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:25:54,342 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,342 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,348 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,358 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:25:54,472 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:54,472 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:54,541 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 53 times [2024-04-27 09:25:54,542 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,542 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,548 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,563 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:54,564 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,564 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,570 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,584 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:54,697 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:54,697 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:54,768 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690392, now seen corresponding path program 54 times [2024-04-27 09:25:54,769 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,769 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,775 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,791 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:54,791 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,792 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,797 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,813 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:25:54,917 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:54,917 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:54,949 INFO L85 PathProgramCache]: Analyzing trace with hash 1890533380, now seen corresponding path program 55 times [2024-04-27 09:25:54,949 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,949 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,955 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,967 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:54,967 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:54,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:54,974 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:54,985 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:25:55,089 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:55,089 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:55,319 INFO L85 PathProgramCache]: Analyzing trace with hash -1575684618, now seen corresponding path program 56 times [2024-04-27 09:25:55,319 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:55,319 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:55,326 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:55,337 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:25:55,338 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:55,338 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:55,344 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:55,359 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:25:55,483 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:55,483 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:55,573 INFO L85 PathProgramCache]: Analyzing trace with hash 1618870162, now seen corresponding path program 10 times [2024-04-27 09:25:55,573 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:55,573 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:55,579 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:55,591 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:55,591 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:55,591 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:55,597 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:55,608 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:55,723 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:55,723 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:55,797 INFO L85 PathProgramCache]: Analyzing trace with hash -266471560, now seen corresponding path program 11 times [2024-04-27 09:25:55,797 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:55,797 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:55,803 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:55,814 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:55,814 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:55,814 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:55,820 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:55,830 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:55,949 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:55,950 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:56,025 INFO L85 PathProgramCache]: Analyzing trace with hash 328633066, now seen corresponding path program 10 times [2024-04-27 09:25:56,025 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:56,025 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:56,031 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:56,044 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:56,044 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:56,044 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:56,050 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:56,061 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:56,288 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:56,288 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:56,366 INFO L85 PathProgramCache]: Analyzing trace with hash 1376876752, now seen corresponding path program 11 times [2024-04-27 09:25:56,366 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:56,366 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:56,371 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:56,381 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:56,381 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:56,381 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:56,387 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:56,397 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:56,514 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:56,514 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:56,582 INFO L85 PathProgramCache]: Analyzing trace with hash -266342666, now seen corresponding path program 10 times [2024-04-27 09:25:56,582 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:56,582 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:56,587 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:56,597 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:56,598 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:56,598 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:56,603 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:56,613 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:56,734 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:56,734 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:56,799 INFO L85 PathProgramCache]: Analyzing trace with hash 1568436188, now seen corresponding path program 11 times [2024-04-27 09:25:56,799 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:56,799 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:56,805 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:56,814 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:56,815 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:56,815 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:56,820 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:56,830 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:25:56,950 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:56,950 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:57,006 INFO L85 PathProgramCache]: Analyzing trace with hash 589566810, now seen corresponding path program 6 times [2024-04-27 09:25:57,006 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,006 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,011 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,024 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:57,025 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,025 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,030 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,039 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:57,149 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:57,150 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:25:57,202 INFO L85 PathProgramCache]: Analyzing trace with hash 358154980, now seen corresponding path program 7 times [2024-04-27 09:25:57,203 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,203 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,208 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,217 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:57,218 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,218 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,223 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,232 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:57,349 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:57,349 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:57,412 INFO L85 PathProgramCache]: Analyzing trace with hash -1782006104, now seen corresponding path program 6 times [2024-04-27 09:25:57,412 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,412 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,418 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,427 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:57,427 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,428 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,443 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:57,553 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:57,553 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:25:57,618 INFO L85 PathProgramCache]: Analyzing trace with hash -265541198, now seen corresponding path program 7 times [2024-04-27 09:25:57,619 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,619 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,624 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,632 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:57,633 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,633 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,646 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:57,748 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:57,748 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:57,812 INFO L85 PathProgramCache]: Analyzing trace with hash -2026451634, now seen corresponding path program 43 times [2024-04-27 09:25:57,812 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,812 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,818 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,826 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:25:57,827 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:57,827 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:57,832 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:57,841 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:25:57,943 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:57,943 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:58,006 INFO L85 PathProgramCache]: Analyzing trace with hash 619119668, now seen corresponding path program 44 times [2024-04-27 09:25:58,007 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:58,007 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:58,012 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:58,026 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:58,027 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:58,027 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:58,032 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:58,048 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:25:58,137 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:58,137 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:25:58,192 INFO L85 PathProgramCache]: Analyzing trace with hash 358185732, now seen corresponding path program 45 times [2024-04-27 09:25:58,192 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:58,192 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:58,271 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:58,280 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:58,280 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:58,280 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:58,285 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:58,294 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:25:58,397 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:58,398 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:25:58,454 INFO L85 PathProgramCache]: Analyzing trace with hash 619108008, now seen corresponding path program 46 times [2024-04-27 09:25:58,455 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:58,455 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:58,460 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:58,473 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:58,473 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:25:58,473 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:25:58,478 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:25:58,491 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:25:58,582 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:25:58,582 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:00,617 INFO L85 PathProgramCache]: Analyzing trace with hash 318716126, now seen corresponding path program 47 times [2024-04-27 09:26:00,617 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:00,617 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:00,623 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:00,633 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:00,633 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:00,633 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:00,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:00,648 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:00,747 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:00,747 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:01,103 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265418, now seen corresponding path program 8 times [2024-04-27 09:26:01,104 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,104 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,109 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,119 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:01,119 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,119 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,125 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,134 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:01,231 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:01,231 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:01,281 INFO L85 PathProgramCache]: Analyzing trace with hash 1343522400, now seen corresponding path program 8 times [2024-04-27 09:26:01,281 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,282 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,287 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,297 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:01,298 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,298 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,303 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,313 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:01,412 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:01,412 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:01,450 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 48 times [2024-04-27 09:26:01,451 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,451 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,456 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,466 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:01,466 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,466 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,472 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,481 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:01,577 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:01,577 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:01,636 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 49 times [2024-04-27 09:26:01,636 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,636 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,642 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,658 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 3 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:01,658 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,658 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,664 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,681 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 3 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:01,785 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:01,786 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:01,842 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 50 times [2024-04-27 09:26:01,842 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,842 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,848 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,858 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:01,858 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:01,858 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:01,864 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:01,873 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:01,974 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:01,974 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:02,033 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 51 times [2024-04-27 09:26:02,033 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:02,033 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:02,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:02,054 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:02,054 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:02,054 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:02,059 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:02,074 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:02,260 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:02,260 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:02,335 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479162, now seen corresponding path program 12 times [2024-04-27 09:26:02,335 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:02,335 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:02,341 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:02,357 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:02,358 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:02,358 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:02,364 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:02,383 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:02,500 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:02,500 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:02,561 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655318, now seen corresponding path program 12 times [2024-04-27 09:26:02,561 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:02,561 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:02,567 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:02,584 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:02,584 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:02,584 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:02,590 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:02,605 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:02,726 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:02,726 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:02,805 INFO L85 PathProgramCache]: Analyzing trace with hash 1257194710, now seen corresponding path program 12 times [2024-04-27 09:26:02,805 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:02,805 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:02,812 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:02,829 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:02,829 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:02,829 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:02,835 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:02,851 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:02,969 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:02,970 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:03,033 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 52 times [2024-04-27 09:26:03,033 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,033 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,055 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:03,055 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,056 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,062 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,072 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:03,192 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:03,193 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:03,262 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 53 times [2024-04-27 09:26:03,263 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,263 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,269 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,285 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:03,285 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,285 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,291 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,307 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:03,472 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:03,473 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:03,534 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655286, now seen corresponding path program 54 times [2024-04-27 09:26:03,534 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,534 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,540 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,557 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:03,557 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,558 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,564 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,579 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:03,686 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:03,686 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:03,713 INFO L85 PathProgramCache]: Analyzing trace with hash 323901734, now seen corresponding path program 55 times [2024-04-27 09:26:03,713 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,713 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,722 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,734 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:03,734 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,734 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,740 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,756 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:03,860 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:03,860 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:03,907 INFO L85 PathProgramCache]: Analyzing trace with hash -2037649512, now seen corresponding path program 56 times [2024-04-27 09:26:03,907 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,907 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,913 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,924 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:03,925 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:03,925 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:03,931 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:03,942 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:04,076 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:04,076 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:04,134 INFO L85 PathProgramCache]: Analyzing trace with hash -329752206, now seen corresponding path program 55 times [2024-04-27 09:26:04,134 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:04,134 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:04,220 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:04,232 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:04,232 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:04,233 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:04,239 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:04,251 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:04,370 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:04,370 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:04,449 INFO L85 PathProgramCache]: Analyzing trace with hash 1572381610, now seen corresponding path program 56 times [2024-04-27 09:26:04,449 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:04,449 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:04,456 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:04,470 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:04,470 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:04,470 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:04,477 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:04,490 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:04,617 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:04,617 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:04,674 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189766, now seen corresponding path program 4 times [2024-04-27 09:26:04,674 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:04,674 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:04,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:04,693 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:04,693 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:04,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:04,699 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:04,711 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:04,824 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:04,824 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:04,895 INFO L85 PathProgramCache]: Analyzing trace with hash -769757396, now seen corresponding path program 4 times [2024-04-27 09:26:04,896 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:04,896 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:04,902 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:04,914 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:04,915 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:04,915 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:04,921 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:04,932 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:05,065 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:05,065 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:05,121 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189767, now seen corresponding path program 57 times [2024-04-27 09:26:05,122 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:05,122 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:05,128 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:05,165 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:05,166 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:05,166 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:05,172 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:05,210 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:05,331 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:05,331 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:05,410 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189767, now seen corresponding path program 58 times [2024-04-27 09:26:05,410 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:05,410 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:05,416 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:05,628 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:05,628 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:05,628 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:05,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:05,684 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 10 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:05,859 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:05,859 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:07,350 INFO L85 PathProgramCache]: Analyzing trace with hash -1057656683, now seen corresponding path program 59 times [2024-04-27 09:26:07,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:07,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:07,357 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:07,372 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:07,372 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:07,373 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:07,379 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:07,467 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:07,596 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:07,596 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:07,676 INFO L85 PathProgramCache]: Analyzing trace with hash -1057656683, now seen corresponding path program 60 times [2024-04-27 09:26:07,676 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:07,676 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:07,681 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:07,692 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:07,692 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:07,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:07,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:07,709 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:07,822 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:07,822 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:08,846 INFO L85 PathProgramCache]: Analyzing trace with hash -764512236, now seen corresponding path program 61 times [2024-04-27 09:26:08,846 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:08,846 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:08,853 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:08,865 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:08,865 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:08,865 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:08,871 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:08,883 INFO L134 CoverageAnalysis]: Checked inductivity of 15 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:08,993 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:08,994 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:09,043 INFO L85 PathProgramCache]: Analyzing trace with hash 1572387074, now seen corresponding path program 62 times [2024-04-27 09:26:09,043 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:09,043 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:09,049 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:09,060 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:09,060 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:09,060 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:09,066 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:09,077 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:09,191 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:09,191 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:09,241 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383686, now seen corresponding path program 4 times [2024-04-27 09:26:09,241 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:09,241 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:09,248 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:09,258 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:09,259 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:09,259 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:09,264 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:09,275 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:09,390 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:09,391 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:09,792 INFO L85 PathProgramCache]: Analyzing trace with hash 935713396, now seen corresponding path program 4 times [2024-04-27 09:26:09,792 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:09,792 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:09,798 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:09,808 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:09,808 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:09,808 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:09,814 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:09,824 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:09,934 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:09,935 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:09,984 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383685, now seen corresponding path program 63 times [2024-04-27 09:26:09,984 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:09,984 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:09,990 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:10,001 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:10,002 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:10,002 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:10,009 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:10,025 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:10,142 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:10,142 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:10,222 INFO L85 PathProgramCache]: Analyzing trace with hash -1632383685, now seen corresponding path program 64 times [2024-04-27 09:26:10,223 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:10,223 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:10,228 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:10,239 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:10,239 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:10,239 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:10,244 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:10,255 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:10,430 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:10,431 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:10,495 INFO L85 PathProgramCache]: Analyzing trace with hash 935477016, now seen corresponding path program 65 times [2024-04-27 09:26:10,495 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:10,495 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:10,502 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:10,715 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:10,716 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:10,716 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:10,722 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:10,748 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:10,859 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:10,859 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:10,939 INFO L85 PathProgramCache]: Analyzing trace with hash -329752450, now seen corresponding path program 66 times [2024-04-27 09:26:10,939 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:10,939 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:10,946 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:11,070 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:11,070 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:11,070 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:11,078 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:11,109 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:11,237 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:11,238 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:11,309 INFO L85 PathProgramCache]: Analyzing trace with hash 1700856378, now seen corresponding path program 67 times [2024-04-27 09:26:11,309 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:11,309 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:11,315 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:11,327 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:11,327 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:11,327 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:11,333 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:11,346 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:11,480 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:11,480 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:11,552 INFO L85 PathProgramCache]: Analyzing trace with hash -1859556964, now seen corresponding path program 68 times [2024-04-27 09:26:11,552 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:11,552 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:11,559 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:11,572 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:11,572 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:11,572 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:11,578 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:11,590 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:11,730 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:11,731 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:11,792 INFO L85 PathProgramCache]: Analyzing trace with hash 1826652934, now seen corresponding path program 61 times [2024-04-27 09:26:11,793 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:11,793 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:11,799 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:11,811 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:11,812 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:11,812 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:11,818 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:11,830 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:11,957 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:11,958 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:12,035 INFO L85 PathProgramCache]: Analyzing trace with hash 862837566, now seen corresponding path program 62 times [2024-04-27 09:26:12,036 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:12,036 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:12,043 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:12,058 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:12,058 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:12,059 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:12,065 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:12,079 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:12,212 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:12,212 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:12,273 INFO L85 PathProgramCache]: Analyzing trace with hash 978160882, now seen corresponding path program 4 times [2024-04-27 09:26:12,274 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:12,274 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:12,281 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:12,306 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:12,306 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:12,306 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:12,313 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:12,327 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:12,525 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:12,525 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:12,607 INFO L85 PathProgramCache]: Analyzing trace with hash 258216384, now seen corresponding path program 4 times [2024-04-27 09:26:12,607 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:12,607 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:12,614 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:12,629 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:12,629 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:12,629 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:12,636 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:12,649 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:12,805 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:12,805 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:12,872 INFO L85 PathProgramCache]: Analyzing trace with hash 978160883, now seen corresponding path program 63 times [2024-04-27 09:26:12,872 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:12,873 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:12,879 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:12,893 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:12,894 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:12,894 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:12,900 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:12,914 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:13,066 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:13,066 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:13,158 INFO L85 PathProgramCache]: Analyzing trace with hash 978160883, now seen corresponding path program 64 times [2024-04-27 09:26:13,159 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:13,159 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:13,165 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:13,198 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:13,199 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:13,199 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:13,205 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:13,242 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:13,370 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:13,371 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:13,426 INFO L85 PathProgramCache]: Analyzing trace with hash 582022785, now seen corresponding path program 65 times [2024-04-27 09:26:13,427 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:13,427 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:13,433 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:13,445 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:13,445 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:13,445 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:13,451 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:13,462 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:13,594 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:13,595 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:13,694 INFO L85 PathProgramCache]: Analyzing trace with hash 582022785, now seen corresponding path program 66 times [2024-04-27 09:26:13,694 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:13,694 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:13,701 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:13,714 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:13,714 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:13,714 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:13,720 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:13,731 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:13,876 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:13,877 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:13,938 INFO L85 PathProgramCache]: Analyzing trace with hash 263461544, now seen corresponding path program 67 times [2024-04-27 09:26:13,938 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:13,938 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:13,946 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:13,960 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:13,960 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:13,960 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:13,967 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:13,979 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:14,114 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:14,114 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:14,171 INFO L85 PathProgramCache]: Analyzing trace with hash 862843030, now seen corresponding path program 68 times [2024-04-27 09:26:14,171 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:14,171 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:14,178 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:14,258 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:14,259 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:14,259 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:14,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:14,276 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:14,401 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:14,401 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:14,522 INFO L85 PathProgramCache]: Analyzing trace with hash 791666214, now seen corresponding path program 4 times [2024-04-27 09:26:14,522 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:14,522 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:14,528 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:14,540 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:14,540 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:14,540 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:14,546 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:14,557 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:14,672 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:14,672 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:14,900 INFO L85 PathProgramCache]: Analyzing trace with hash -1228151032, now seen corresponding path program 4 times [2024-04-27 09:26:14,900 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:14,900 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:14,905 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:14,916 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:14,916 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:14,916 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:14,921 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:14,932 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:15,044 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:15,044 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:15,095 INFO L85 PathProgramCache]: Analyzing trace with hash 791666215, now seen corresponding path program 69 times [2024-04-27 09:26:15,096 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:15,096 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:15,101 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:15,113 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:15,113 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:15,113 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:15,119 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:15,130 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:15,245 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:15,245 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:15,328 INFO L85 PathProgramCache]: Analyzing trace with hash 791666215, now seen corresponding path program 70 times [2024-04-27 09:26:15,328 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:15,328 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:15,334 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:15,344 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:15,344 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:15,344 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:15,350 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:15,361 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:15,464 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:15,464 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:15,520 INFO L85 PathProgramCache]: Analyzing trace with hash -1228387412, now seen corresponding path program 71 times [2024-04-27 09:26:15,520 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:15,520 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:15,526 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:15,549 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:15,549 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:15,549 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:15,555 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:15,582 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:15,710 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:15,710 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:15,782 INFO L85 PathProgramCache]: Analyzing trace with hash 1826652690, now seen corresponding path program 72 times [2024-04-27 09:26:15,782 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:15,782 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:15,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:15,809 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:15,809 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:15,809 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:15,815 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:15,836 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:15,998 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:15,998 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:16,054 INFO L85 PathProgramCache]: Analyzing trace with hash -222229042, now seen corresponding path program 73 times [2024-04-27 09:26:16,055 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,055 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,060 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,070 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:16,070 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,070 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,075 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,085 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:16,205 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:16,206 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:16,251 INFO L85 PathProgramCache]: Analyzing trace with hash 1186258992, now seen corresponding path program 74 times [2024-04-27 09:26:16,251 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,252 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,258 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,269 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:16,270 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,270 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,276 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,289 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:16,428 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:16,428 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:16,481 INFO L85 PathProgramCache]: Analyzing trace with hash -1735684010, now seen corresponding path program 61 times [2024-04-27 09:26:16,481 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,481 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,487 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,497 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:16,497 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,497 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,503 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,513 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:16,623 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:16,623 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:16,677 INFO L85 PathProgramCache]: Analyzing trace with hash 1295106190, now seen corresponding path program 62 times [2024-04-27 09:26:16,678 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,678 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,684 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,698 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:16,699 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,699 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,705 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,717 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:16,821 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:16,821 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:16,888 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586338, now seen corresponding path program 4 times [2024-04-27 09:26:16,889 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,889 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,895 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,906 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:16,907 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:16,907 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:16,913 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:16,924 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:17,030 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:17,031 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:17,089 INFO L85 PathProgramCache]: Analyzing trace with hash -943463664, now seen corresponding path program 4 times [2024-04-27 09:26:17,089 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:17,089 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:17,095 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:17,107 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:17,107 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:17,108 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:17,114 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:17,125 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:17,238 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:17,239 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:17,829 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586339, now seen corresponding path program 63 times [2024-04-27 09:26:17,829 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:17,829 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:17,835 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:17,900 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 7 proven. 5 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:17,900 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:17,900 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:17,906 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:18,027 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 7 proven. 5 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:18,149 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:18,149 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:18,245 INFO L85 PathProgramCache]: Analyzing trace with hash 1493586339, now seen corresponding path program 64 times [2024-04-27 09:26:18,246 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:18,246 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:18,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:18,292 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:18,292 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:18,292 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:18,299 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:18,338 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 8 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:26:18,469 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:18,469 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:18,524 INFO L85 PathProgramCache]: Analyzing trace with hash -650959055, now seen corresponding path program 65 times [2024-04-27 09:26:18,524 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:18,524 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:18,531 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:18,545 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:18,545 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:18,546 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:18,552 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:18,565 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:18,697 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:18,697 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:18,790 INFO L85 PathProgramCache]: Analyzing trace with hash -650959055, now seen corresponding path program 66 times [2024-04-27 09:26:18,791 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:18,791 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:18,797 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:18,811 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:18,812 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:18,812 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:18,819 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:18,832 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:18,971 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:18,971 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:19,032 INFO L85 PathProgramCache]: Analyzing trace with hash -938218504, now seen corresponding path program 67 times [2024-04-27 09:26:19,032 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:19,032 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:19,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:19,058 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:19,058 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:19,058 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:19,065 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:19,079 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:19,221 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:19,221 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:19,310 INFO L85 PathProgramCache]: Analyzing trace with hash 1295111654, now seen corresponding path program 68 times [2024-04-27 09:26:19,311 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:19,311 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:19,318 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:19,332 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:19,333 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:19,333 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:19,339 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:19,353 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:19,480 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:19,480 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:19,611 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370646, now seen corresponding path program 4 times [2024-04-27 09:26:19,611 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:19,611 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:19,617 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:19,629 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:19,629 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:19,629 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:19,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:19,647 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:19,776 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:19,776 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:21,831 INFO L85 PathProgramCache]: Analyzing trace with hash -1545019304, now seen corresponding path program 4 times [2024-04-27 09:26:21,831 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:21,831 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:21,837 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:21,849 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:21,849 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:21,849 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:21,855 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:21,866 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:22,004 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:22,004 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:22,373 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370647, now seen corresponding path program 69 times [2024-04-27 09:26:22,373 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:22,373 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:22,379 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:22,390 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:22,391 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:22,391 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:22,397 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:22,409 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:22,525 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:22,525 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:22,605 INFO L85 PathProgramCache]: Analyzing trace with hash 2028370647, now seen corresponding path program 70 times [2024-04-27 09:26:22,605 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:22,605 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:22,611 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:22,622 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:22,622 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:22,622 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:22,628 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:22,638 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:22,744 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:22,744 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:22,807 INFO L85 PathProgramCache]: Analyzing trace with hash -1545255684, now seen corresponding path program 71 times [2024-04-27 09:26:22,807 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:22,807 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:22,813 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:22,838 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:22,838 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:22,838 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:22,845 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:22,874 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:22,979 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:22,979 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:23,045 INFO L85 PathProgramCache]: Analyzing trace with hash -1735684254, now seen corresponding path program 72 times [2024-04-27 09:26:23,045 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,045 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,072 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:23,073 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,073 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,078 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,101 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:23,208 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:23,208 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:23,269 INFO L85 PathProgramCache]: Analyzing trace with hash 1378304798, now seen corresponding path program 73 times [2024-04-27 09:26:23,269 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,269 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,275 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,345 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:23,345 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,345 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,351 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,360 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:26:23,482 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:23,482 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:23,536 INFO L85 PathProgramCache]: Analyzing trace with hash 1700987264, now seen corresponding path program 74 times [2024-04-27 09:26:23,536 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,536 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,542 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,553 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:23,553 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,553 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,559 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,569 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:26:23,670 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:23,670 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:23,720 INFO L85 PathProgramCache]: Analyzing trace with hash -1567456390, now seen corresponding path program 33 times [2024-04-27 09:26:23,721 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,721 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,726 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,743 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:23,743 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,743 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,749 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,764 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:23,887 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:23,887 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:23,957 INFO L85 PathProgramCache]: Analyzing trace with hash 1207933660, now seen corresponding path program 34 times [2024-04-27 09:26:23,957 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,958 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:23,964 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:23,996 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:23,996 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:23,997 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:24,003 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:24,036 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:24,149 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:24,150 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:26,203 INFO L85 PathProgramCache]: Analyzing trace with hash -1225892396, now seen corresponding path program 35 times [2024-04-27 09:26:26,203 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:26,203 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:26,214 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:26,268 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:26,268 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:26,268 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:26,275 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:26,321 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:26,425 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:26,426 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:26,465 INFO L85 PathProgramCache]: Analyzing trace with hash 652041500, now seen corresponding path program 2 times [2024-04-27 09:26:26,465 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:26,465 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:26,471 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:26,563 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:26,564 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:26,564 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:26,571 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:26,625 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:26,749 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:26,749 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:26,792 INFO L85 PathProgramCache]: Analyzing trace with hash -1261549866, now seen corresponding path program 2 times [2024-04-27 09:26:26,792 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:26,792 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:26,802 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:26,857 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:26,857 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:26,857 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:26,864 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:26,920 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:27,052 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:27,052 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:27,158 INFO L85 PathProgramCache]: Analyzing trace with hash 652041501, now seen corresponding path program 36 times [2024-04-27 09:26:27,158 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:27,158 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:27,166 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:27,215 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:27,216 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:27,216 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:27,223 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:27,272 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:27,403 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:27,404 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:27,486 INFO L85 PathProgramCache]: Analyzing trace with hash 652041501, now seen corresponding path program 37 times [2024-04-27 09:26:27,487 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:27,487 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:27,494 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:27,551 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:27,551 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:27,551 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:27,559 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:27,616 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:27,807 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:27,807 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:27,884 INFO L85 PathProgramCache]: Analyzing trace with hash -1979207585, now seen corresponding path program 38 times [2024-04-27 09:26:27,884 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:27,885 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:27,891 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:27,937 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:27,937 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:27,937 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:27,944 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:27,990 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:28,121 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:28,121 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:28,180 INFO L85 PathProgramCache]: Analyzing trace with hash -1979207585, now seen corresponding path program 39 times [2024-04-27 09:26:28,180 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:28,180 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:28,187 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:28,244 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:28,245 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:28,245 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:28,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:28,304 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:28,431 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:28,432 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:28,509 INFO L85 PathProgramCache]: Analyzing trace with hash -1256483458, now seen corresponding path program 40 times [2024-04-27 09:26:28,509 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:28,509 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:28,517 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:28,568 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 10 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:28,568 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:28,568 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:28,575 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:28,626 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 10 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:28,752 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:28,752 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:28,827 INFO L85 PathProgramCache]: Analyzing trace with hash -1225887112, now seen corresponding path program 41 times [2024-04-27 09:26:28,828 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:28,828 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:28,835 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:28,880 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:28,880 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:28,880 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:28,887 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:28,984 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:29,141 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:29,141 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:29,221 INFO L85 PathProgramCache]: Analyzing trace with hash -1208762096, now seen corresponding path program 2 times [2024-04-27 09:26:29,221 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:29,221 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:29,227 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:29,264 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:29,264 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:29,264 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:29,271 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:29,309 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:29,437 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:29,437 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:29,515 INFO L85 PathProgramCache]: Analyzing trace with hash 1183080798, now seen corresponding path program 2 times [2024-04-27 09:26:29,515 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:29,515 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:29,521 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:29,557 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:29,557 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:29,557 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:29,564 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:29,599 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:29,732 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:29,732 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:29,810 INFO L85 PathProgramCache]: Analyzing trace with hash -1208762095, now seen corresponding path program 42 times [2024-04-27 09:26:29,811 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:29,811 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:29,817 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:29,854 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 10 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:29,854 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:29,854 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:29,860 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:29,897 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 10 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:30,026 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:30,026 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:30,108 INFO L85 PathProgramCache]: Analyzing trace with hash -1208762095, now seen corresponding path program 43 times [2024-04-27 09:26:30,108 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:30,108 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:30,115 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:30,199 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 7 proven. 12 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:30,199 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:30,199 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:30,206 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:30,252 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 7 proven. 12 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:30,380 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:30,380 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:30,437 INFO L85 PathProgramCache]: Analyzing trace with hash 1183080830, now seen corresponding path program 44 times [2024-04-27 09:26:30,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:30,438 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:30,444 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:30,485 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 10 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:30,486 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:30,486 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:30,492 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:30,532 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 10 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:30,647 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:30,648 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:30,716 INFO L85 PathProgramCache]: Analyzing trace with hash -1236734884, now seen corresponding path program 45 times [2024-04-27 09:26:30,716 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:30,716 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:30,722 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:30,738 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:30,738 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:30,738 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:30,745 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:30,761 INFO L134 CoverageAnalysis]: Checked inductivity of 21 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:30,861 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:30,861 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:31,701 INFO L85 PathProgramCache]: Analyzing trace with hash 1183069286, now seen corresponding path program 46 times [2024-04-27 09:26:31,702 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:31,702 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:31,708 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:31,724 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:31,725 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:31,725 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:31,732 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:31,748 INFO L134 CoverageAnalysis]: Checked inductivity of 20 backedges. 6 proven. 8 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:31,890 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:31,891 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:33,960 INFO L85 PathProgramCache]: Analyzing trace with hash -608680300, now seen corresponding path program 33 times [2024-04-27 09:26:33,960 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:33,960 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:33,967 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:33,982 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 3 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:26:33,982 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:33,982 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:33,988 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:34,003 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 3 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:26:34,152 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:34,152 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:36,225 INFO L85 PathProgramCache]: Analyzing trace with hash 1420594070, now seen corresponding path program 34 times [2024-04-27 09:26:36,225 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:36,225 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:36,231 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:36,247 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 3 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:26:36,247 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:36,247 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:36,254 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:36,269 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 3 proven. 7 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2024-04-27 09:26:36,380 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:36,380 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:36,434 INFO L85 PathProgramCache]: Analyzing trace with hash -101314932, now seen corresponding path program 35 times [2024-04-27 09:26:36,434 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:36,435 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:36,441 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:36,455 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:36,456 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:36,456 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:36,473 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:36,488 INFO L134 CoverageAnalysis]: Checked inductivity of 17 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:26:36,606 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:36,606 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:36,704 INFO L85 PathProgramCache]: Analyzing trace with hash 1420601710, now seen corresponding path program 36 times [2024-04-27 09:26:36,704 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:36,704 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:36,711 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:36,744 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:36,745 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:36,745 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:36,751 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:36,785 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:36,888 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:36,888 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:36,931 INFO L85 PathProgramCache]: Analyzing trace with hash 1919800166, now seen corresponding path program 37 times [2024-04-27 09:26:36,932 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:36,932 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:36,939 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:36,986 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:36,987 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:36,987 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:36,993 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:37,043 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:37,157 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:37,157 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:37,250 INFO L85 PathProgramCache]: Analyzing trace with hash -615736886, now seen corresponding path program 2 times [2024-04-27 09:26:37,250 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:37,250 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:37,257 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:37,355 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:37,355 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:37,355 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:37,362 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:37,418 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:37,548 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:37,548 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:37,698 INFO L85 PathProgramCache]: Analyzing trace with hash -1907974168, now seen corresponding path program 2 times [2024-04-27 09:26:37,698 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:37,698 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:37,705 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:37,758 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:37,759 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:37,759 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:37,766 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:37,820 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:37,949 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:37,949 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:38,023 INFO L85 PathProgramCache]: Analyzing trace with hash -615736885, now seen corresponding path program 38 times [2024-04-27 09:26:38,023 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:38,023 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:38,030 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:38,078 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 9 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:38,078 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:38,078 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:38,086 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:38,135 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 9 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:38,276 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:38,276 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:38,336 INFO L85 PathProgramCache]: Analyzing trace with hash -615736885, now seen corresponding path program 39 times [2024-04-27 09:26:38,337 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:38,337 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:38,344 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:38,406 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:38,406 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:38,406 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:38,414 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:38,544 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:38,680 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:38,680 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:40,752 INFO L85 PathProgramCache]: Analyzing trace with hash -1462091635, now seen corresponding path program 40 times [2024-04-27 09:26:40,752 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:40,752 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:40,758 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:40,796 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 8 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:40,796 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:40,797 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:40,803 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:40,842 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 8 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:40,975 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:40,976 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:41,041 INFO L85 PathProgramCache]: Analyzing trace with hash -1462091635, now seen corresponding path program 41 times [2024-04-27 09:26:41,042 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:41,042 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:41,048 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:41,093 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:41,094 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:41,094 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:41,100 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:41,147 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 7 proven. 11 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:41,273 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:41,273 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:41,331 INFO L85 PathProgramCache]: Analyzing trace with hash 1088980158, now seen corresponding path program 2 times [2024-04-27 09:26:41,331 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:41,331 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:41,338 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:41,371 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:41,372 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:41,372 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:41,378 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:41,413 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:41,547 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:41,547 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:41,684 INFO L85 PathProgramCache]: Analyzing trace with hash -601353360, now seen corresponding path program 2 times [2024-04-27 09:26:41,684 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:41,685 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:41,691 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:41,727 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:41,727 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:41,727 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:41,734 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:41,770 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:41,884 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:41,884 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:41,953 INFO L85 PathProgramCache]: Analyzing trace with hash 1088980159, now seen corresponding path program 42 times [2024-04-27 09:26:41,953 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:41,953 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:41,959 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:41,996 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:41,996 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:41,996 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:42,002 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:42,038 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:42,152 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:42,152 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:42,211 INFO L85 PathProgramCache]: Analyzing trace with hash 1088980159, now seen corresponding path program 43 times [2024-04-27 09:26:42,212 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:42,212 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:42,218 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:42,264 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:42,264 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:42,264 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:42,271 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:42,315 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 7 proven. 10 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:42,436 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:42,436 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:42,505 INFO L85 PathProgramCache]: Analyzing trace with hash -601353328, now seen corresponding path program 44 times [2024-04-27 09:26:42,505 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:42,505 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:42,512 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:42,551 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:42,551 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:42,551 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:42,558 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:42,638 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 8 proven. 9 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:26:42,745 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:42,745 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:42,968 INFO L85 PathProgramCache]: Analyzing trace with hash 1908957678, now seen corresponding path program 45 times [2024-04-27 09:26:42,968 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:42,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:42,975 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:42,992 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:42,992 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:42,992 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:43,000 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:43,018 INFO L134 CoverageAnalysis]: Checked inductivity of 19 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:26:43,125 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:43,125 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:43,180 INFO L85 PathProgramCache]: Analyzing trace with hash -601364872, now seen corresponding path program 46 times [2024-04-27 09:26:43,180 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:43,181 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:43,188 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:43,205 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:43,205 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:43,205 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:43,212 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:43,228 INFO L134 CoverageAnalysis]: Checked inductivity of 18 backedges. 5 proven. 8 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:26:43,337 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:43,337 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:43,400 INFO L85 PathProgramCache]: Analyzing trace with hash -222198290, now seen corresponding path program 290 times [2024-04-27 09:26:43,401 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:43,401 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:43,407 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:43,407 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:43,408 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:43,530 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:43,530 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:43,731 INFO L85 PathProgramCache]: Analyzing trace with hash 1215811664, now seen corresponding path program 291 times [2024-04-27 09:26:43,731 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:43,731 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:43,739 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:43,739 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:43,742 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:43,835 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:43,835 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:43,876 INFO L85 PathProgramCache]: Analyzing trace with hash -1397952510, now seen corresponding path program 292 times [2024-04-27 09:26:43,876 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:43,877 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:43,884 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:43,884 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:43,888 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:43,994 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:43,995 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:44,045 INFO L85 PathProgramCache]: Analyzing trace with hash 892405092, now seen corresponding path program 293 times [2024-04-27 09:26:44,045 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:44,045 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:44,053 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:44,053 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:44,055 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:44,232 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:44,232 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:44,295 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162552, now seen corresponding path program 294 times [2024-04-27 09:26:44,295 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:44,295 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:44,304 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:44,304 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:44,307 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:44,431 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:44,431 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:44,478 INFO L85 PathProgramCache]: Analyzing trace with hash -1478766534, now seen corresponding path program 295 times [2024-04-27 09:26:44,478 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:44,478 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:44,487 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:44,488 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:44,499 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:44,623 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:44,623 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:44,685 INFO L85 PathProgramCache]: Analyzing trace with hash 539539038, now seen corresponding path program 296 times [2024-04-27 09:26:44,685 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:44,685 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:44,695 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:44,695 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:44,700 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:44,814 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:44,814 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:44,890 INFO L85 PathProgramCache]: Analyzing trace with hash -454158894, now seen corresponding path program 19 times [2024-04-27 09:26:44,890 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:44,890 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:44,898 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:44,925 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:26:44,925 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:44,925 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:44,933 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:44,960 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:26:45,079 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:45,079 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:45,150 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023712, now seen corresponding path program 19 times [2024-04-27 09:26:45,150 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:45,150 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:45,158 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:45,193 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:26:45,193 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:45,193 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:45,201 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:45,227 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2024-04-27 09:26:45,365 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:45,365 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:45,423 INFO L85 PathProgramCache]: Analyzing trace with hash -454158893, now seen corresponding path program 297 times [2024-04-27 09:26:45,423 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:45,423 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:45,432 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:45,433 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:45,488 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:45,624 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:45,624 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:45,721 INFO L85 PathProgramCache]: Analyzing trace with hash -454158893, now seen corresponding path program 298 times [2024-04-27 09:26:45,721 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:45,721 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:45,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:45,730 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:45,735 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:45,860 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:45,860 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:45,923 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023680, now seen corresponding path program 299 times [2024-04-27 09:26:45,924 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:45,924 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:45,933 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:45,934 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:45,938 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:46,062 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:46,063 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:46,135 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971682, now seen corresponding path program 75 times [2024-04-27 09:26:46,135 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:46,135 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:46,146 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:46,146 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:46,151 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:46,282 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:46,283 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:46,368 INFO L85 PathProgramCache]: Analyzing trace with hash -700485310, now seen corresponding path program 75 times [2024-04-27 09:26:46,369 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:46,369 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:46,379 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:46,380 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:46,384 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:46,505 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:46,505 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:46,569 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971683, now seen corresponding path program 300 times [2024-04-27 09:26:46,569 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:46,569 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:46,584 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:46,616 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:46,616 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:46,616 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:46,624 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:46,656 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:46,778 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:46,779 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:46,846 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971683, now seen corresponding path program 301 times [2024-04-27 09:26:46,846 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:46,847 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:46,916 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:46,917 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:46,921 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:47,068 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:47,068 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:47,126 INFO L85 PathProgramCache]: Analyzing trace with hash -700485267, now seen corresponding path program 20 times [2024-04-27 09:26:47,126 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:47,126 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:47,134 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:47,161 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:47,161 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:47,161 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:47,169 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:47,195 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:47,310 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:47,311 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:47,390 INFO L85 PathProgramCache]: Analyzing trace with hash -700485267, now seen corresponding path program 21 times [2024-04-27 09:26:47,390 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:47,390 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:47,398 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:47,427 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:26:47,427 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:47,427 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:47,435 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:47,464 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:26:47,581 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:47,581 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:26:47,646 INFO L85 PathProgramCache]: Analyzing trace with hash -240206683, now seen corresponding path program 20 times [2024-04-27 09:26:47,647 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:47,647 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:47,655 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:47,682 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:47,682 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:47,682 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:47,690 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:47,717 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:47,831 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:47,831 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:47,896 INFO L85 PathProgramCache]: Analyzing trace with hash -240206683, now seen corresponding path program 21 times [2024-04-27 09:26:47,896 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:47,896 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:47,944 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:47,971 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:26:47,971 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:47,971 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:47,979 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:48,006 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 1 proven. 13 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:26:48,130 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:48,131 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:48,217 INFO L85 PathProgramCache]: Analyzing trace with hash -700485266, now seen corresponding path program 302 times [2024-04-27 09:26:48,218 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:48,218 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:48,227 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:48,227 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:48,231 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:48,359 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:48,360 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:48,410 INFO L85 PathProgramCache]: Analyzing trace with hash -700485266, now seen corresponding path program 303 times [2024-04-27 09:26:48,410 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:48,411 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:48,418 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:48,534 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:26:48,534 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:48,534 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:48,542 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:48,573 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:26:48,701 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:48,701 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:26:48,761 INFO L85 PathProgramCache]: Analyzing trace with hash -700485266, now seen corresponding path program 304 times [2024-04-27 09:26:48,761 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:48,761 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:48,769 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:48,795 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:48,795 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:48,795 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:48,802 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:48,828 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:26:48,980 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:48,981 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:49,059 INFO L85 PathProgramCache]: Analyzing trace with hash -700485266, now seen corresponding path program 305 times [2024-04-27 09:26:49,059 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:49,059 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:49,068 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:49,069 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:49,072 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:49,193 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:49,194 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:49,243 INFO L85 PathProgramCache]: Analyzing trace with hash -494927374, now seen corresponding path program 306 times [2024-04-27 09:26:49,244 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:49,244 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:49,253 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:49,302 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 10 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:49,302 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:49,303 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:49,320 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:49,363 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 10 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:49,490 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:49,491 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:49,551 INFO L85 PathProgramCache]: Analyzing trace with hash -492134592, now seen corresponding path program 307 times [2024-04-27 09:26:49,552 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:49,552 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:49,567 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:49,568 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:49,575 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:49,682 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:49,683 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:49,733 INFO L85 PathProgramCache]: Analyzing trace with hash -353584342, now seen corresponding path program 308 times [2024-04-27 09:26:49,734 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:49,734 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:49,744 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:49,744 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:49,749 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:49,864 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:49,864 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:49,908 INFO L85 PathProgramCache]: Analyzing trace with hash -492132724, now seen corresponding path program 309 times [2024-04-27 09:26:49,908 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:49,908 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:49,961 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:50,006 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:50,006 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:50,006 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:50,016 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:50,061 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:50,176 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:50,176 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:50,244 INFO L85 PathProgramCache]: Analyzing trace with hash -1462842428, now seen corresponding path program 310 times [2024-04-27 09:26:50,245 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:50,245 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:50,260 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:50,260 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:50,267 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:50,384 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:50,385 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:50,445 INFO L85 PathProgramCache]: Analyzing trace with hash 1896525100, now seen corresponding path program 22 times [2024-04-27 09:26:50,445 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:50,445 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:50,460 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:50,460 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:50,468 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:50,610 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:50,611 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:50,678 INFO L85 PathProgramCache]: Analyzing trace with hash -1337263930, now seen corresponding path program 22 times [2024-04-27 09:26:50,678 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:50,678 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:50,693 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:50,693 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:50,700 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:50,859 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:50,859 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:50,914 INFO L85 PathProgramCache]: Analyzing trace with hash 1896525101, now seen corresponding path program 311 times [2024-04-27 09:26:50,914 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:50,914 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:50,925 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:51,042 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:26:51,042 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:51,043 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:51,052 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:51,110 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 10 proven. 10 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:26:51,250 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:51,251 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:51,337 INFO L85 PathProgramCache]: Analyzing trace with hash 1896525101, now seen corresponding path program 312 times [2024-04-27 09:26:51,338 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:51,338 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:51,351 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:51,351 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:51,358 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:51,497 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:51,497 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:51,549 INFO L85 PathProgramCache]: Analyzing trace with hash 1892474171, now seen corresponding path program 313 times [2024-04-27 09:26:51,549 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:51,549 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:51,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:51,563 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:51,571 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:51,706 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:51,707 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:51,797 INFO L85 PathProgramCache]: Analyzing trace with hash 1892474171, now seen corresponding path program 314 times [2024-04-27 09:26:51,797 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:51,797 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:51,810 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:51,810 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:51,819 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:51,965 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:51,965 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:52,021 INFO L85 PathProgramCache]: Analyzing trace with hash 1923754848, now seen corresponding path program 19 times [2024-04-27 09:26:52,021 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:52,021 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:52,046 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:52,144 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:52,144 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:52,145 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:52,154 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:52,199 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:52,327 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:52,327 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:52,383 INFO L85 PathProgramCache]: Analyzing trace with hash -493141746, now seen corresponding path program 13 times [2024-04-27 09:26:52,383 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:52,383 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:52,392 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:52,438 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:52,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:52,438 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:52,448 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:52,497 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:52,631 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:52,631 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:52,690 INFO L85 PathProgramCache]: Analyzing trace with hash 1923754849, now seen corresponding path program 315 times [2024-04-27 09:26:52,690 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:52,690 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:52,699 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:52,781 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:52,781 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:52,782 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:52,804 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:52,863 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:53,044 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:53,044 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:53,133 INFO L85 PathProgramCache]: Analyzing trace with hash 1923754849, now seen corresponding path program 316 times [2024-04-27 09:26:53,133 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:53,133 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:53,146 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:53,146 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:53,152 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:53,278 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:53,278 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:53,339 INFO L85 PathProgramCache]: Analyzing trace with hash -493141714, now seen corresponding path program 317 times [2024-04-27 09:26:53,339 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:53,339 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:53,348 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:53,388 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:53,388 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:53,388 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:53,397 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:26:53,437 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 11 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:26:53,555 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:53,555 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:55,624 INFO L85 PathProgramCache]: Analyzing trace with hash -1468322356, now seen corresponding path program 318 times [2024-04-27 09:26:55,624 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:55,624 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:55,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:55,638 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:55,643 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:55,758 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:55,758 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:55,820 INFO L85 PathProgramCache]: Analyzing trace with hash -493147486, now seen corresponding path program 319 times [2024-04-27 09:26:55,820 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:55,821 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:55,834 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:55,834 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:55,842 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:56,008 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:56,009 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:56,059 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023697, now seen corresponding path program 76 times [2024-04-27 09:26:56,059 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:56,060 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:56,068 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:56,069 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:56,072 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:56,189 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:56,189 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:56,268 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023697, now seen corresponding path program 77 times [2024-04-27 09:26:56,269 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:56,269 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:56,277 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:56,277 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:56,281 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:56,392 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:56,392 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:58,449 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971157, now seen corresponding path program 76 times [2024-04-27 09:26:58,449 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:58,450 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:58,459 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:58,460 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:58,464 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:58,585 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:58,585 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:58,668 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971157, now seen corresponding path program 77 times [2024-04-27 09:26:58,668 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:58,668 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:58,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:58,680 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:58,686 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:58,806 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:58,807 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:58,857 INFO L85 PathProgramCache]: Analyzing trace with hash -700501557, now seen corresponding path program 69 times [2024-04-27 09:26:58,857 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:58,858 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:58,866 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:58,866 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:58,871 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:58,990 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:58,991 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:26:59,065 INFO L85 PathProgramCache]: Analyzing trace with hash -700501557, now seen corresponding path program 70 times [2024-04-27 09:26:59,065 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:59,065 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:59,110 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:59,111 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:59,115 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:59,249 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:59,249 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:26:59,345 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023696, now seen corresponding path program 320 times [2024-04-27 09:26:59,345 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:59,345 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:59,355 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:59,355 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:59,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:59,502 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:59,502 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:26:59,555 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023696, now seen corresponding path program 321 times [2024-04-27 09:26:59,555 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:26:59,555 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:26:59,565 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:59,565 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:26:59,569 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:26:59,710 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:26:59,710 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:01,846 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023696, now seen corresponding path program 322 times [2024-04-27 09:27:01,846 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:01,846 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:01,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:01,882 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:01,882 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:01,882 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:01,890 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:01,917 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:02,042 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:02,042 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:02,128 INFO L85 PathProgramCache]: Analyzing trace with hash -1194023696, now seen corresponding path program 323 times [2024-04-27 09:27:02,129 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:02,129 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:02,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:02,138 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:02,142 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:02,328 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:02,328 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:02,388 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971189, now seen corresponding path program 324 times [2024-04-27 09:27:02,389 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:02,389 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:02,398 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:02,398 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:02,403 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:02,532 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:02,532 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:02,617 INFO L85 PathProgramCache]: Analyzing trace with hash 1639971189, now seen corresponding path program 325 times [2024-04-27 09:27:02,618 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:02,618 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:02,627 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:02,627 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:02,631 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:02,751 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:02,752 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:02,824 INFO L85 PathProgramCache]: Analyzing trace with hash -454158908, now seen corresponding path program 78 times [2024-04-27 09:27:02,824 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:02,825 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:02,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:02,833 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:02,838 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:02,957 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:02,958 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:03,032 INFO L85 PathProgramCache]: Analyzing trace with hash -1194024160, now seen corresponding path program 78 times [2024-04-27 09:27:03,033 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:03,033 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:03,042 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:03,042 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:03,048 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:03,166 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:03,166 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:03,225 INFO L85 PathProgramCache]: Analyzing trace with hash 1639956832, now seen corresponding path program 71 times [2024-04-27 09:27:03,225 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:03,225 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:03,234 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:03,234 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:03,238 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:03,357 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:03,358 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:03,407 INFO L85 PathProgramCache]: Analyzing trace with hash -454158907, now seen corresponding path program 326 times [2024-04-27 09:27:03,407 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:03,407 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:03,453 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:03,478 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:03,478 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:03,478 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:03,486 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:03,512 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 20 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:03,622 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:03,622 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:03,691 INFO L85 PathProgramCache]: Analyzing trace with hash -454158907, now seen corresponding path program 327 times [2024-04-27 09:27:03,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:03,691 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:03,701 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:03,702 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:03,706 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:03,814 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:03,814 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:03,873 INFO L85 PathProgramCache]: Analyzing trace with hash -1194024128, now seen corresponding path program 328 times [2024-04-27 09:27:03,873 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:03,873 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:03,882 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:03,882 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:03,886 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:03,987 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:03,988 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:04,011 INFO L85 PathProgramCache]: Analyzing trace with hash 1177268170, now seen corresponding path program 329 times [2024-04-27 09:27:04,011 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:04,011 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:04,020 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:04,067 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 4 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:04,067 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:04,067 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:04,076 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:04,155 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 4 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:04,246 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:04,246 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:04,269 INFO L85 PathProgramCache]: Analyzing trace with hash -1317209260, now seen corresponding path program 330 times [2024-04-27 09:27:04,269 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:04,269 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:04,277 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:04,319 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 3 proven. 19 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:04,319 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:04,319 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:04,329 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:04,380 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 3 proven. 19 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:04,473 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:04,473 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:04,507 INFO L85 PathProgramCache]: Analyzing trace with hash -1317205468, now seen corresponding path program 331 times [2024-04-27 09:27:04,507 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:04,507 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:04,516 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:04,556 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:04,556 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:04,556 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:04,564 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:04,604 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:04,712 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:04,712 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:04,784 INFO L85 PathProgramCache]: Analyzing trace with hash 2116303556, now seen corresponding path program 47 times [2024-04-27 09:27:04,784 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:04,785 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:04,794 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:04,842 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:04,842 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:04,842 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:04,852 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:04,900 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:05,017 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:05,017 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:05,059 INFO L85 PathProgramCache]: Analyzing trace with hash 1180900902, now seen corresponding path program 47 times [2024-04-27 09:27:05,059 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:05,059 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:05,069 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:05,119 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:05,119 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:05,119 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:05,129 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:05,179 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 11 proven. 9 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:05,287 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:05,288 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:05,332 INFO L85 PathProgramCache]: Analyzing trace with hash 2116303557, now seen corresponding path program 332 times [2024-04-27 09:27:05,332 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:05,332 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:05,341 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:05,434 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:05,434 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:05,434 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:05,443 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:05,490 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:05,602 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:05,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:05,667 INFO L85 PathProgramCache]: Analyzing trace with hash 2116303557, now seen corresponding path program 333 times [2024-04-27 09:27:05,667 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:05,667 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:05,681 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:05,681 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:05,688 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:05,798 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:05,798 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:05,853 INFO L85 PathProgramCache]: Analyzing trace with hash -596679829, now seen corresponding path program 334 times [2024-04-27 09:27:05,853 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:05,854 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:05,863 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:05,908 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:05,909 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:05,909 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:05,918 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:05,964 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:06,130 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:06,130 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:06,204 INFO L85 PathProgramCache]: Analyzing trace with hash -596679829, now seen corresponding path program 335 times [2024-04-27 09:27:06,205 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:06,205 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:06,221 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:06,221 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:06,231 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:06,337 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:06,337 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:06,369 INFO L85 PathProgramCache]: Analyzing trace with hash 1579794384, now seen corresponding path program 336 times [2024-04-27 09:27:06,370 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:06,370 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:06,379 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:06,419 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 2 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:06,419 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:06,419 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:06,428 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:06,468 INFO L134 CoverageAnalysis]: Checked inductivity of 30 backedges. 2 proven. 17 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:06,599 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:06,599 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:06,665 INFO L85 PathProgramCache]: Analyzing trace with hash 2058950772, now seen corresponding path program 337 times [2024-04-27 09:27:06,665 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:06,665 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:06,678 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:06,678 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:06,686 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:06,814 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:06,815 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:06,920 INFO L85 PathProgramCache]: Analyzing trace with hash 1448201564, now seen corresponding path program 338 times [2024-04-27 09:27:06,920 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:06,920 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:06,930 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:07,003 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:07,003 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:07,004 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:07,013 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:07,051 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:07,156 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:07,156 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:07,191 INFO L85 PathProgramCache]: Analyzing trace with hash 1944575636, now seen corresponding path program 23 times [2024-04-27 09:27:07,191 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:07,191 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:07,201 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:07,240 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:07,240 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:07,240 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:07,250 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:07,289 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:07,393 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:07,393 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:07,469 INFO L85 PathProgramCache]: Analyzing trace with hash 152302686, now seen corresponding path program 23 times [2024-04-27 09:27:07,469 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:07,469 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:07,479 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:07,522 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:07,522 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:07,523 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:07,532 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:07,615 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:07,731 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:07,731 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:08,321 INFO L85 PathProgramCache]: Analyzing trace with hash 1944575637, now seen corresponding path program 339 times [2024-04-27 09:27:08,322 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:08,322 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:08,333 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:08,333 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:08,338 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:08,464 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:08,464 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:08,539 INFO L85 PathProgramCache]: Analyzing trace with hash 1944575637, now seen corresponding path program 340 times [2024-04-27 09:27:08,539 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:08,539 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:08,548 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:08,580 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:08,580 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:08,580 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:08,588 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:08,621 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:08,739 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:08,740 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:08,792 INFO L85 PathProgramCache]: Analyzing trace with hash -1338757161, now seen corresponding path program 341 times [2024-04-27 09:27:08,792 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:08,792 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:08,803 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:08,803 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:08,808 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:08,960 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:08,960 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:10,706 INFO L85 PathProgramCache]: Analyzing trace with hash -1338757161, now seen corresponding path program 342 times [2024-04-27 09:27:10,706 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:10,706 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:10,714 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:10,746 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:10,746 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:10,746 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:10,754 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:10,786 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 2 proven. 18 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:10,887 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:10,887 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:11,227 INFO L85 PathProgramCache]: Analyzing trace with hash 1448322168, now seen corresponding path program 343 times [2024-04-27 09:27:11,227 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:11,227 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:11,237 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,237 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:11,242 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,348 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:11,348 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:11,394 INFO L85 PathProgramCache]: Analyzing trace with hash -2121395590, now seen corresponding path program 344 times [2024-04-27 09:27:11,394 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:11,394 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:11,406 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,406 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:11,411 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,504 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:11,504 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:11,542 INFO L85 PathProgramCache]: Analyzing trace with hash -694944144, now seen corresponding path program 345 times [2024-04-27 09:27:11,543 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:11,543 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:11,553 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,553 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:11,586 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,689 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:11,690 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:11,722 INFO L85 PathProgramCache]: Analyzing trace with hash -2121387950, now seen corresponding path program 346 times [2024-04-27 09:27:11,723 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:11,723 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:11,732 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,732 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:11,737 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,862 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:11,863 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:11,909 INFO L85 PathProgramCache]: Analyzing trace with hash -1338516902, now seen corresponding path program 20 times [2024-04-27 09:27:11,909 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:11,909 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:11,920 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:11,920 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:11,924 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:12,027 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:12,028 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:12,078 INFO L85 PathProgramCache]: Analyzing trace with hash 1455649108, now seen corresponding path program 14 times [2024-04-27 09:27:12,079 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:12,079 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:12,088 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:12,088 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:12,093 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:12,200 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:12,201 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:12,247 INFO L85 PathProgramCache]: Analyzing trace with hash -1338516901, now seen corresponding path program 347 times [2024-04-27 09:27:12,247 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:12,247 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:12,258 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:12,258 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:12,262 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:12,403 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:12,404 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:12,466 INFO L85 PathProgramCache]: Analyzing trace with hash -1338516901, now seen corresponding path program 348 times [2024-04-27 09:27:12,466 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:12,466 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:12,475 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:12,514 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:12,514 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:12,514 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:12,523 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:12,561 INFO L134 CoverageAnalysis]: Checked inductivity of 31 backedges. 9 proven. 10 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:12,679 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:12,679 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:12,733 INFO L85 PathProgramCache]: Analyzing trace with hash 1455649140, now seen corresponding path program 349 times [2024-04-27 09:27:12,733 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:12,734 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:12,745 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:12,746 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:12,751 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:12,873 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:12,873 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:12,933 INFO L85 PathProgramCache]: Analyzing trace with hash 1402877806, now seen corresponding path program 48 times [2024-04-27 09:27:12,933 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:12,933 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:12,941 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:13,078 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:13,078 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:13,078 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:13,086 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:13,278 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:13,410 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:13,410 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:13,475 INFO L85 PathProgramCache]: Analyzing trace with hash 539539132, now seen corresponding path program 48 times [2024-04-27 09:27:13,475 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:13,475 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:13,484 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:13,641 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:13,641 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:13,641 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:13,649 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:13,784 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:13,900 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:13,901 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:13,968 INFO L85 PathProgramCache]: Analyzing trace with hash 1402877807, now seen corresponding path program 350 times [2024-04-27 09:27:13,968 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:13,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:13,980 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:13,980 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:13,984 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:14,140 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:14,140 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:14,209 INFO L85 PathProgramCache]: Analyzing trace with hash 1402877807, now seen corresponding path program 351 times [2024-04-27 09:27:14,209 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:14,209 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:14,254 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:14,255 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:14,260 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:14,390 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:14,391 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:14,452 INFO L85 PathProgramCache]: Analyzing trace with hash -1710270151, now seen corresponding path program 352 times [2024-04-27 09:27:14,452 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:14,452 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:14,464 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:14,464 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:14,468 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:14,602 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:14,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:14,652 INFO L85 PathProgramCache]: Analyzing trace with hash -1710270151, now seen corresponding path program 353 times [2024-04-27 09:27:14,652 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:14,652 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:14,661 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:14,662 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:14,666 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:14,853 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:14,854 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:14,908 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862493, now seen corresponding path program 354 times [2024-04-27 09:27:14,908 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:14,908 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:14,916 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:15,044 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 19 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:27:15,044 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:15,044 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:15,052 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:15,082 INFO L134 CoverageAnalysis]: Checked inductivity of 29 backedges. 2 proven. 19 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:27:15,266 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:15,266 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:15,369 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862493, now seen corresponding path program 355 times [2024-04-27 09:27:15,369 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:15,369 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:15,378 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:15,378 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:15,381 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:15,516 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:15,516 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:15,569 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767025, now seen corresponding path program 49 times [2024-04-27 09:27:15,569 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:15,569 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:15,577 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:15,598 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 1 proven. 17 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:15,598 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:15,598 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:15,605 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:15,626 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 1 proven. 17 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:15,754 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:15,754 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:15,825 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767025, now seen corresponding path program 50 times [2024-04-27 09:27:15,825 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:15,825 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:15,832 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:15,963 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:15,963 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:15,963 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:15,999 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:16,132 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:16,256 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:16,256 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:16,336 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862587, now seen corresponding path program 49 times [2024-04-27 09:27:16,336 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:16,336 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:16,343 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:16,553 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 4 proven. 11 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2024-04-27 09:27:16,553 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:16,553 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:16,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:16,774 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 4 proven. 11 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2024-04-27 09:27:16,901 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:16,902 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:16,978 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862587, now seen corresponding path program 50 times [2024-04-27 09:27:16,978 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:16,978 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:16,985 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:17,144 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:17,145 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:17,145 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:17,152 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:17,280 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 3 proven. 15 refuted. 0 times theorem prover too weak. 10 trivial. 0 not checked. [2024-04-27 09:27:17,392 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:17,392 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:19,458 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767024, now seen corresponding path program 356 times [2024-04-27 09:27:19,458 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:19,458 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:19,467 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:19,467 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:19,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:19,587 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:19,588 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:19,643 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767024, now seen corresponding path program 357 times [2024-04-27 09:27:19,643 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:19,644 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:19,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:19,677 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 2 proven. 19 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:19,678 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:19,678 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:19,685 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:19,709 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 2 proven. 19 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:19,857 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:19,857 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:19,915 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767024, now seen corresponding path program 358 times [2024-04-27 09:27:19,915 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:19,915 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:19,923 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:19,923 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:19,927 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,042 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:20,042 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:20,126 INFO L85 PathProgramCache]: Analyzing trace with hash -1478767024, now seen corresponding path program 359 times [2024-04-27 09:27:20,127 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:20,127 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:20,135 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,135 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:20,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,245 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:20,245 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:20,293 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862619, now seen corresponding path program 360 times [2024-04-27 09:27:20,293 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:20,293 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:20,304 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,304 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:20,307 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,410 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:20,410 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:20,458 INFO L85 PathProgramCache]: Analyzing trace with hash 1402862619, now seen corresponding path program 361 times [2024-04-27 09:27:20,458 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:20,458 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:20,467 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,467 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:20,492 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,612 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:20,612 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:20,671 INFO L85 PathProgramCache]: Analyzing trace with hash -620067194, now seen corresponding path program 362 times [2024-04-27 09:27:20,671 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:20,672 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:20,685 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,685 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:20,690 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:20,850 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:20,850 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:20,902 INFO L85 PathProgramCache]: Analyzing trace with hash 1115883946, now seen corresponding path program 363 times [2024-04-27 09:27:20,903 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:20,903 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:20,914 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:20,962 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:20,963 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:20,963 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:20,974 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:21,012 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:21,120 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:21,120 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:21,216 INFO L85 PathProgramCache]: Analyzing trace with hash -781718432, now seen corresponding path program 364 times [2024-04-27 09:27:21,216 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:21,216 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:21,229 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:21,229 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:21,236 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:21,371 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:21,372 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:21,443 INFO L85 PathProgramCache]: Analyzing trace with hash 1536532488, now seen corresponding path program 51 times [2024-04-27 09:27:21,443 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:21,444 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:21,453 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:21,732 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:27:21,733 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:21,733 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:21,742 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:22,021 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:27:22,178 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:22,178 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:22,246 INFO L85 PathProgramCache]: Analyzing trace with hash 387866978, now seen corresponding path program 51 times [2024-04-27 09:27:22,247 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:22,247 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:22,264 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:22,595 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:27:22,595 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:22,595 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:22,604 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:22,939 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 6 proven. 12 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2024-04-27 09:27:23,073 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:23,073 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:25,308 INFO L85 PathProgramCache]: Analyzing trace with hash 1536532489, now seen corresponding path program 365 times [2024-04-27 09:27:25,308 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:25,308 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:25,323 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:25,323 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:25,328 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:25,480 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:25,480 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:27,548 INFO L85 PathProgramCache]: Analyzing trace with hash 1536532489, now seen corresponding path program 366 times [2024-04-27 09:27:27,548 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:27,548 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:27,556 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:27,595 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 5 proven. 16 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:27,596 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:27,596 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:27,605 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:27,649 INFO L134 CoverageAnalysis]: Checked inductivity of 33 backedges. 5 proven. 16 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:27,774 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:27,774 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:27,850 INFO L85 PathProgramCache]: Analyzing trace with hash 251877943, now seen corresponding path program 367 times [2024-04-27 09:27:27,851 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:27,851 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:27,863 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:27,863 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:27,870 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:28,026 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:28,026 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:28,088 INFO L85 PathProgramCache]: Analyzing trace with hash 251877943, now seen corresponding path program 368 times [2024-04-27 09:27:28,088 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:28,088 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:28,100 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:28,101 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:28,106 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:28,244 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:28,244 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:28,302 INFO L85 PathProgramCache]: Analyzing trace with hash 232664056, now seen corresponding path program 79 times [2024-04-27 09:27:28,302 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:28,302 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:28,311 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:28,348 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:28,348 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:28,348 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:28,357 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:28,394 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:28,534 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:28,535 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:28,594 INFO L85 PathProgramCache]: Analyzing trace with hash -1377348756, now seen corresponding path program 79 times [2024-04-27 09:27:28,594 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:28,594 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:28,647 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:28,690 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:28,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:28,691 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:28,701 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:28,745 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:28,896 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:28,897 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:29,009 INFO L85 PathProgramCache]: Analyzing trace with hash 251861652, now seen corresponding path program 72 times [2024-04-27 09:27:29,009 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:29,009 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:29,020 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:29,062 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:29,062 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:29,062 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:29,072 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:29,162 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:29,306 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:29,307 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:29,417 INFO L85 PathProgramCache]: Analyzing trace with hash 232664057, now seen corresponding path program 369 times [2024-04-27 09:27:29,417 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:29,417 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:29,430 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:29,431 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:29,436 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:29,602 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:29,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:29,664 INFO L85 PathProgramCache]: Analyzing trace with hash 232664057, now seen corresponding path program 370 times [2024-04-27 09:27:29,665 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:29,665 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:29,675 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:29,716 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:29,716 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:29,716 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:29,726 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:29,767 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:29,965 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:29,966 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:30,034 INFO L85 PathProgramCache]: Analyzing trace with hash -1377348724, now seen corresponding path program 371 times [2024-04-27 09:27:30,034 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:30,034 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:30,045 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:30,091 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:30,091 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:30,091 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:30,102 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:30,145 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 3 proven. 17 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2024-04-27 09:27:30,285 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:30,286 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:30,350 INFO L85 PathProgramCache]: Analyzing trace with hash -207366044, now seen corresponding path program 21 times [2024-04-27 09:27:30,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:30,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:30,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:30,360 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:30,363 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:30,527 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:30,527 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:30,587 INFO L85 PathProgramCache]: Analyzing trace with hash 1894754180, now seen corresponding path program 52 times [2024-04-27 09:27:30,588 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:30,588 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:30,595 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:30,713 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:30,713 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:30,713 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:30,721 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:30,838 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:30,968 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:30,968 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:33,044 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162458, now seen corresponding path program 52 times [2024-04-27 09:27:33,045 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:33,045 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:33,052 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:33,165 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:33,165 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:33,165 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:33,172 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:33,284 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 3 proven. 10 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2024-04-27 09:27:33,506 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:33,507 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:33,603 INFO L85 PathProgramCache]: Analyzing trace with hash 1894754181, now seen corresponding path program 372 times [2024-04-27 09:27:33,603 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:33,603 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:33,611 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:33,611 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:33,614 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:33,750 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:33,750 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:33,808 INFO L85 PathProgramCache]: Analyzing trace with hash 1894754181, now seen corresponding path program 373 times [2024-04-27 09:27:33,808 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:33,808 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:33,817 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:33,817 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:33,821 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:33,943 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:33,943 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:33,993 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162426, now seen corresponding path program 374 times [2024-04-27 09:27:33,993 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:33,993 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:34,002 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,002 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:34,005 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,166 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:34,167 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:34,228 INFO L85 PathProgramCache]: Analyzing trace with hash -207362138, now seen corresponding path program 22 times [2024-04-27 09:27:34,228 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:34,228 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:34,236 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,237 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:34,239 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,382 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:34,383 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:34,462 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162425, now seen corresponding path program 23 times [2024-04-27 09:27:34,462 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:34,462 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:34,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,470 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:34,473 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,609 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:34,610 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:34,668 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162425, now seen corresponding path program 24 times [2024-04-27 09:27:34,669 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:34,669 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:34,677 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,677 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:34,680 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,851 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:34,852 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:34,969 INFO L85 PathProgramCache]: Analyzing trace with hash -207362105, now seen corresponding path program 15 times [2024-04-27 09:27:34,969 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:34,969 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:34,977 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:34,977 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:34,979 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:35,113 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:35,113 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:35,182 INFO L85 PathProgramCache]: Analyzing trace with hash -207362105, now seen corresponding path program 16 times [2024-04-27 09:27:35,182 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:35,182 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:35,190 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:35,191 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:35,193 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:35,316 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:35,316 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:35,367 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162424, now seen corresponding path program 375 times [2024-04-27 09:27:35,367 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:35,367 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:35,377 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:35,377 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:35,381 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:35,537 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:35,537 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:35,594 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162424, now seen corresponding path program 376 times [2024-04-27 09:27:35,594 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:35,594 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:35,603 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:35,603 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:35,606 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:35,741 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:35,742 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:37,806 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162424, now seen corresponding path program 377 times [2024-04-27 09:27:37,806 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:37,806 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:37,814 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:37,837 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 4 proven. 14 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:27:37,837 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:37,837 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:37,845 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:37,868 INFO L134 CoverageAnalysis]: Checked inductivity of 24 backedges. 4 proven. 14 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:27:38,023 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:38,023 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:38,130 INFO L85 PathProgramCache]: Analyzing trace with hash -1392162424, now seen corresponding path program 378 times [2024-04-27 09:27:38,130 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:38,130 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:38,176 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:38,177 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:38,180 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:38,314 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:38,315 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:38,433 INFO L85 PathProgramCache]: Analyzing trace with hash -207362073, now seen corresponding path program 379 times [2024-04-27 09:27:38,434 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:38,434 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:38,443 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:38,443 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:38,448 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:38,587 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:38,587 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:38,644 INFO L85 PathProgramCache]: Analyzing trace with hash -207362073, now seen corresponding path program 380 times [2024-04-27 09:27:38,644 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:38,644 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:38,653 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:38,654 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:38,658 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:38,767 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:38,768 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:38,805 INFO L85 PathProgramCache]: Analyzing trace with hash -386854738, now seen corresponding path program 24 times [2024-04-27 09:27:38,805 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:38,805 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:38,840 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:38,865 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:38,865 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:38,866 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:38,873 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:38,901 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:39,026 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:39,026 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:39,071 INFO L85 PathProgramCache]: Analyzing trace with hash 892405124, now seen corresponding path program 24 times [2024-04-27 09:27:39,071 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:39,071 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:39,079 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:39,105 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:39,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:39,105 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:39,112 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:39,137 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 1 proven. 14 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:27:39,272 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:39,272 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:39,335 INFO L85 PathProgramCache]: Analyzing trace with hash -386854737, now seen corresponding path program 381 times [2024-04-27 09:27:39,335 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:39,335 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:39,343 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:39,343 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:39,346 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:39,462 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:39,462 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:39,522 INFO L85 PathProgramCache]: Analyzing trace with hash -386854737, now seen corresponding path program 382 times [2024-04-27 09:27:39,522 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:39,522 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:39,530 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:39,530 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:39,534 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:39,653 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:39,653 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:39,699 INFO L85 PathProgramCache]: Analyzing trace with hash 786188749, now seen corresponding path program 383 times [2024-04-27 09:27:39,699 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:39,699 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:39,706 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:39,707 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:39,709 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:39,847 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:39,847 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:39,913 INFO L85 PathProgramCache]: Analyzing trace with hash 786188749, now seen corresponding path program 384 times [2024-04-27 09:27:39,913 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:39,913 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:39,920 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:39,920 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:39,922 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:40,054 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:40,055 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:42,134 INFO L85 PathProgramCache]: Analyzing trace with hash -386852753, now seen corresponding path program 385 times [2024-04-27 09:27:42,134 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:42,134 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:42,142 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:42,142 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:42,144 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:42,259 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:42,259 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:42,732 INFO L85 PathProgramCache]: Analyzing trace with hash -386852753, now seen corresponding path program 386 times [2024-04-27 09:27:42,732 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:42,732 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:42,739 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:42,780 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 4 proven. 11 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:27:42,780 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:42,780 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:42,787 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:42,807 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 4 proven. 11 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:27:42,916 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:42,917 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:42,965 INFO L85 PathProgramCache]: Analyzing trace with hash -964543982, now seen corresponding path program 80 times [2024-04-27 09:27:42,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:42,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:42,972 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:42,972 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:42,974 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:43,093 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:43,093 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:43,142 INFO L85 PathProgramCache]: Analyzing trace with hash 163907730, now seen corresponding path program 80 times [2024-04-27 09:27:43,142 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:43,142 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:43,149 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:43,149 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:43,151 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:43,341 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:43,341 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:45,406 INFO L85 PathProgramCache]: Analyzing trace with hash -802836264, now seen corresponding path program 4 times [2024-04-27 09:27:45,406 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:45,406 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:45,413 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:45,414 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:45,415 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:45,572 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:45,572 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:45,693 INFO L85 PathProgramCache]: Analyzing trace with hash -2003066840, now seen corresponding path program 4 times [2024-04-27 09:27:45,693 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:45,693 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:45,700 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:45,707 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:45,707 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:45,707 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:45,713 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:45,720 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:45,895 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:45,895 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:45,936 INFO L85 PathProgramCache]: Analyzing trace with hash -227746946, now seen corresponding path program 2 times [2024-04-27 09:27:45,936 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:45,936 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:45,943 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:45,954 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:45,954 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:45,954 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:45,966 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:45,975 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:46,108 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:46,109 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:46,141 INFO L85 PathProgramCache]: Analyzing trace with hash -1808462012, now seen corresponding path program 2 times [2024-04-27 09:27:46,141 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:46,142 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:46,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:46,158 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:46,158 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:46,158 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:46,165 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:46,175 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:46,357 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:46,357 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:46,387 INFO L85 PathProgramCache]: Analyzing trace with hash 911493850, now seen corresponding path program 2 times [2024-04-27 09:27:46,387 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:46,387 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:46,393 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:46,403 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:46,403 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:46,403 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:46,409 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:46,417 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:46,558 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:46,559 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:46,645 INFO L85 PathProgramCache]: Analyzing trace with hash 911493881, now seen corresponding path program 4 times [2024-04-27 09:27:46,645 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:46,645 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:46,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:46,659 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:46,660 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:46,660 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:46,666 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:46,674 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:46,832 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:46,832 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:46,861 INFO L85 PathProgramCache]: Analyzing trace with hash 911493881, now seen corresponding path program 5 times [2024-04-27 09:27:46,861 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:46,861 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:46,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:46,876 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:46,876 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:46,876 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:46,882 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:46,891 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,024 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:47,024 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:47,053 INFO L85 PathProgramCache]: Analyzing trace with hash -801880954, now seen corresponding path program 6 times [2024-04-27 09:27:47,053 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,053 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,059 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,068 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,068 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,068 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,074 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,083 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,237 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:47,237 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:47,270 INFO L85 PathProgramCache]: Analyzing trace with hash -1965529798, now seen corresponding path program 2 times [2024-04-27 09:27:47,270 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,270 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,276 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,281 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,281 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,281 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,287 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,293 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,424 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:47,424 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:47,455 INFO L85 PathProgramCache]: Analyzing trace with hash -801881494, now seen corresponding path program 2 times [2024-04-27 09:27:47,455 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,455 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,461 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,467 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,467 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,467 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,494 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,500 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,633 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:47,633 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:47,666 INFO L85 PathProgramCache]: Analyzing trace with hash 911477590, now seen corresponding path program 2 times [2024-04-27 09:27:47,666 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,666 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,672 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,678 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,678 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,678 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,684 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,690 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,834 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:47,834 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:47,944 INFO L85 PathProgramCache]: Analyzing trace with hash -1965529797, now seen corresponding path program 5 times [2024-04-27 09:27:47,945 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,945 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,956 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:47,964 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:47,964 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:47,964 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:47,993 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,001 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,189 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:48,189 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:48,234 INFO L85 PathProgramCache]: Analyzing trace with hash -1965529797, now seen corresponding path program 6 times [2024-04-27 09:27:48,234 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:48,234 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:48,240 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,246 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,246 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:48,246 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:48,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,258 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,425 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:48,425 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:48,454 INFO L85 PathProgramCache]: Analyzing trace with hash -64615060, now seen corresponding path program 4 times [2024-04-27 09:27:48,454 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:48,454 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:48,460 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,465 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,465 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:48,465 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:48,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,475 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,593 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:48,593 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:48,622 INFO L85 PathProgramCache]: Analyzing trace with hash -1721231174, now seen corresponding path program 2 times [2024-04-27 09:27:48,622 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:48,622 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:48,628 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,636 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,636 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:48,636 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:48,642 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,650 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,794 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:48,794 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:48,833 INFO L85 PathProgramCache]: Analyzing trace with hash 914307720, now seen corresponding path program 2 times [2024-04-27 09:27:48,834 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:48,834 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:48,840 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,848 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,848 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:48,848 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:48,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:48,863 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:48,981 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:48,981 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:49,009 INFO L85 PathProgramCache]: Analyzing trace with hash -801790186, now seen corresponding path program 2 times [2024-04-27 09:27:49,009 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:49,009 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:49,036 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:49,044 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:49,045 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:49,045 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:49,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:49,060 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:49,198 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:49,198 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:51,281 INFO L85 PathProgramCache]: Analyzing trace with hash -801790155, now seen corresponding path program 4 times [2024-04-27 09:27:51,281 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:51,282 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:51,288 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:51,297 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:51,297 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:51,298 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:51,304 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:51,317 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:51,492 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:51,492 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:51,525 INFO L85 PathProgramCache]: Analyzing trace with hash -801790155, now seen corresponding path program 5 times [2024-04-27 09:27:51,525 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:51,525 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:51,531 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:51,541 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:51,542 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:51,542 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:51,548 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:51,557 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:51,698 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:51,699 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:51,728 INFO L85 PathProgramCache]: Analyzing trace with hash -1965526838, now seen corresponding path program 6 times [2024-04-27 09:27:51,729 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:51,729 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:51,735 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:51,745 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:51,745 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:51,745 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:51,752 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:51,761 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:51,921 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:51,921 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:51,952 INFO L85 PathProgramCache]: Analyzing trace with hash -2003066762, now seen corresponding path program 2 times [2024-04-27 09:27:51,952 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:51,952 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:51,958 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:51,965 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:51,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:51,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:51,971 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:51,978 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:52,141 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:52,142 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:52,172 INFO L85 PathProgramCache]: Analyzing trace with hash -1965527378, now seen corresponding path program 2 times [2024-04-27 09:27:52,172 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:52,172 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:52,178 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:52,184 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:52,184 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:52,184 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:52,215 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:52,221 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:52,404 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:52,405 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:52,461 INFO L85 PathProgramCache]: Analyzing trace with hash -801806446, now seen corresponding path program 2 times [2024-04-27 09:27:52,461 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:52,461 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:52,467 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:52,487 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:52,487 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:52,487 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:52,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:52,499 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:52,682 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:52,683 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:27:52,791 INFO L85 PathProgramCache]: Analyzing trace with hash -2003066761, now seen corresponding path program 5 times [2024-04-27 09:27:52,791 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:52,791 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:52,797 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:52,805 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:52,805 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:52,805 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:52,825 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:52,847 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:53,003 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:53,003 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:27:53,033 INFO L85 PathProgramCache]: Analyzing trace with hash -2003066761, now seen corresponding path program 6 times [2024-04-27 09:27:53,033 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,033 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:53,045 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:53,045 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,045 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:53,074 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:53,214 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:53,214 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:53,241 INFO L85 PathProgramCache]: Analyzing trace with hash 1521936294, now seen corresponding path program 4 times [2024-04-27 09:27:53,241 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,241 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:53,247 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:27:53,248 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:27:53,373 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:53,373 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:53,401 INFO L85 PathProgramCache]: Analyzing trace with hash -1921952902, now seen corresponding path program 3 times [2024-04-27 09:27:53,401 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,401 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,407 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:53,417 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:53,418 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,418 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,424 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:53,434 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:53,586 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:53,587 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:53,615 INFO L85 PathProgramCache]: Analyzing trace with hash -893282496, now seen corresponding path program 3 times [2024-04-27 09:27:53,615 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,615 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,621 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:53,630 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:53,630 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,631 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,649 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:53,675 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:53,802 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:53,802 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:53,834 INFO L85 PathProgramCache]: Analyzing trace with hash 941015766, now seen corresponding path program 3 times [2024-04-27 09:27:53,834 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,834 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,841 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:53,850 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:53,850 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:53,850 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:53,869 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:53,916 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:54,086 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:54,087 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:54,124 INFO L85 PathProgramCache]: Analyzing trace with hash -893281504, now seen corresponding path program 7 times [2024-04-27 09:27:54,124 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,124 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,130 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,150 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:54,150 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,150 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,156 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,166 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:54,281 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:54,281 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:54,328 INFO L85 PathProgramCache]: Analyzing trace with hash -1921922750, now seen corresponding path program 4 times [2024-04-27 09:27:54,328 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,328 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,337 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,370 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:54,370 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,370 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,376 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,385 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:54,510 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:54,511 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:54,538 INFO L85 PathProgramCache]: Analyzing trace with hash 549936994, now seen corresponding path program 4 times [2024-04-27 09:27:54,539 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,539 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,545 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,555 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:54,556 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,556 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,562 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,572 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:54,714 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:54,714 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:54,738 INFO L85 PathProgramCache]: Analyzing trace with hash -131822242, now seen corresponding path program 4 times [2024-04-27 09:27:54,739 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,739 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,745 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,754 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:54,754 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,754 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,760 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,769 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:54,874 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:54,874 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:54,922 INFO L85 PathProgramCache]: Analyzing trace with hash -1921922749, now seen corresponding path program 8 times [2024-04-27 09:27:54,922 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,922 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,928 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,937 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:27:54,937 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:54,937 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:54,943 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:54,951 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:27:55,091 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:55,091 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:55,122 INFO L85 PathProgramCache]: Analyzing trace with hash -1921922749, now seen corresponding path program 9 times [2024-04-27 09:27:55,123 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:55,123 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:55,133 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:55,158 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:55,158 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:55,158 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:55,165 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:55,176 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:55,305 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:55,305 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:27:57,377 INFO L85 PathProgramCache]: Analyzing trace with hash 941015797, now seen corresponding path program 10 times [2024-04-27 09:27:57,377 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:57,377 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:57,384 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:57,431 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:57,431 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:57,431 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:57,438 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:57,447 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:57,573 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:57,573 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:57,602 INFO L85 PathProgramCache]: Analyzing trace with hash 941015797, now seen corresponding path program 11 times [2024-04-27 09:27:57,602 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:57,602 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:57,609 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:57,620 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:57,620 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:57,620 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:57,626 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:57,637 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:57,768 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:57,768 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:57,819 INFO L85 PathProgramCache]: Analyzing trace with hash -800928638, now seen corresponding path program 12 times [2024-04-27 09:27:57,819 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:57,819 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:57,826 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:57,836 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:57,836 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:57,836 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:57,843 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:57,853 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:57,980 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:57,980 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:58,010 INFO L85 PathProgramCache]: Analyzing trace with hash -893756362, now seen corresponding path program 3 times [2024-04-27 09:27:58,010 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,010 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,017 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,040 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:58,041 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,041 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,047 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,056 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:58,215 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:58,215 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:58,238 INFO L85 PathProgramCache]: Analyzing trace with hash 941000452, now seen corresponding path program 3 times [2024-04-27 09:27:58,238 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,238 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,244 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,254 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:58,254 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,254 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,260 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,270 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:58,394 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:58,394 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:58,422 INFO L85 PathProgramCache]: Analyzing trace with hash -800929134, now seen corresponding path program 3 times [2024-04-27 09:27:58,423 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,423 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,429 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,438 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:58,438 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,439 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,445 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,478 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:58,607 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:58,607 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:58,638 INFO L85 PathProgramCache]: Analyzing trace with hash 941001444, now seen corresponding path program 7 times [2024-04-27 09:27:58,638 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,638 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,644 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,654 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:58,655 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,655 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,661 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,671 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:58,795 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:58,796 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:58,825 INFO L85 PathProgramCache]: Analyzing trace with hash -1935708222, now seen corresponding path program 8 times [2024-04-27 09:27:58,825 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,825 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,849 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,861 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:27:58,861 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:58,861 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:58,868 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:58,877 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:27:59,009 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:59,010 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:59,033 INFO L85 PathProgramCache]: Analyzing trace with hash -893726210, now seen corresponding path program 4 times [2024-04-27 09:27:59,034 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,034 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,040 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,050 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:59,050 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,050 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,056 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,065 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:59,205 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:59,206 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:59,233 INFO L85 PathProgramCache]: Analyzing trace with hash -1935708634, now seen corresponding path program 4 times [2024-04-27 09:27:59,234 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,234 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,240 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,250 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:59,250 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,250 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,256 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,266 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:59,388 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:59,388 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:59,414 INFO L85 PathProgramCache]: Analyzing trace with hash 122574618, now seen corresponding path program 4 times [2024-04-27 09:27:59,414 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,415 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,421 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,431 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:59,431 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,431 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,437 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,448 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:59,590 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:59,591 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:27:59,683 INFO L85 PathProgramCache]: Analyzing trace with hash -893726209, now seen corresponding path program 9 times [2024-04-27 09:27:59,683 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,683 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,690 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,699 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:59,700 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,700 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,706 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,715 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:27:59,847 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:27:59,847 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:27:59,872 INFO L85 PathProgramCache]: Analyzing trace with hash -893726209, now seen corresponding path program 10 times [2024-04-27 09:27:59,872 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,872 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,879 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,906 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:27:59,906 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:27:59,907 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:27:59,913 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:27:59,923 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:00,056 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:00,056 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:00,132 INFO L85 PathProgramCache]: Analyzing trace with hash -800929103, now seen corresponding path program 11 times [2024-04-27 09:28:00,132 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,132 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,138 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:00,147 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:00,147 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,147 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,153 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:00,161 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:00,285 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:00,285 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:00,310 INFO L85 PathProgramCache]: Analyzing trace with hash -800929103, now seen corresponding path program 12 times [2024-04-27 09:28:00,310 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,311 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,317 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:00,326 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:00,326 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,326 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,332 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:00,341 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 1 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:00,459 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:00,459 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:00,486 INFO L85 PathProgramCache]: Analyzing trace with hash -2003065848, now seen corresponding path program 2 times [2024-04-27 09:28:00,486 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,486 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,492 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:00,492 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:00,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:00,636 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:00,636 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:00,666 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400230, now seen corresponding path program 15 times [2024-04-27 09:28:00,666 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,666 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,673 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:00,683 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:00,683 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,683 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,690 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:00,700 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:00,830 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:00,830 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:00,860 INFO L85 PathProgramCache]: Analyzing trace with hash -1825451268, now seen corresponding path program 16 times [2024-04-27 09:28:00,860 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,860 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:00,879 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:00,879 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:00,879 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:00,886 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:00,897 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:01,077 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:01,077 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:01,108 INFO L85 PathProgramCache]: Analyzing trace with hash -754414352, now seen corresponding path program 2 times [2024-04-27 09:28:01,108 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:01,108 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:01,117 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:01,131 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:01,131 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:01,131 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:01,140 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:01,154 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:01,292 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:01,292 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:01,326 INFO L85 PathProgramCache]: Analyzing trace with hash -1912008322, now seen corresponding path program 2 times [2024-04-27 09:28:01,326 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:01,326 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:01,370 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:01,382 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:01,382 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:01,382 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:01,389 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:01,401 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:01,540 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:01,541 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:01,574 INFO L85 PathProgramCache]: Analyzing trace with hash -754414351, now seen corresponding path program 17 times [2024-04-27 09:28:01,574 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:01,574 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:01,581 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:01,907 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:01,907 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:01,908 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:01,915 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:01,980 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:02,126 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:02,126 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:02,160 INFO L85 PathProgramCache]: Analyzing trace with hash -754414351, now seen corresponding path program 18 times [2024-04-27 09:28:02,160 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:02,160 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:02,168 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:02,181 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:02,182 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:02,182 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:02,190 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:02,203 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:02,355 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:02,355 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:02,420 INFO L85 PathProgramCache]: Analyzing trace with hash -1912008290, now seen corresponding path program 19 times [2024-04-27 09:28:02,420 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:02,420 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:02,428 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:02,441 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:02,442 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:02,442 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:02,450 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:02,463 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:02,602 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:02,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:02,634 INFO L85 PathProgramCache]: Analyzing trace with hash -1825451272, now seen corresponding path program 20 times [2024-04-27 09:28:02,634 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:02,634 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:02,641 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:02,655 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:02,655 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:02,655 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:02,662 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:02,674 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:02,833 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:02,833 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:02,859 INFO L85 PathProgramCache]: Analyzing trace with hash 1465135126, now seen corresponding path program 2 times [2024-04-27 09:28:02,860 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:02,860 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:02,867 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:02,879 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:02,879 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:02,879 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:02,887 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:02,899 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,024 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:03,024 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:03,049 INFO L85 PathProgramCache]: Analyzing trace with hash -1825451236, now seen corresponding path program 2 times [2024-04-27 09:28:03,049 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:03,049 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:03,057 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:03,069 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,070 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:03,070 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:03,123 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:03,137 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,280 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:03,281 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:03,311 INFO L85 PathProgramCache]: Analyzing trace with hash 1465135127, now seen corresponding path program 21 times [2024-04-27 09:28:03,311 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:03,311 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:03,321 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:03,334 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,335 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:03,335 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:03,344 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:03,358 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,539 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:03,539 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:03,548 INFO L85 PathProgramCache]: Analyzing trace with hash 1465135127, now seen corresponding path program 22 times [2024-04-27 09:28:03,548 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:03,548 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:03,556 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:03,569 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,569 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:03,569 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:03,577 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:03,590 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,730 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:03,730 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:03,766 INFO L85 PathProgramCache]: Analyzing trace with hash -1825451204, now seen corresponding path program 23 times [2024-04-27 09:28:03,766 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:03,766 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:03,774 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:03,787 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,788 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:03,788 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:03,796 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:03,809 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:03,966 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:03,966 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:04,000 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400226, now seen corresponding path program 24 times [2024-04-27 09:28:04,000 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,000 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,008 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,021 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:04,021 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,021 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,029 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,041 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:04,180 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:04,181 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:04,213 INFO L85 PathProgramCache]: Analyzing trace with hash -892329184, now seen corresponding path program 16 times [2024-04-27 09:28:04,214 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,214 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,222 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,234 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:04,234 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,235 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,243 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,255 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:04,407 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:04,407 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:04,442 INFO L85 PathProgramCache]: Analyzing trace with hash 1465116930, now seen corresponding path program 17 times [2024-04-27 09:28:04,443 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,443 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,451 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,464 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:04,464 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,464 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,472 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,485 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:04,630 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:04,630 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:04,665 INFO L85 PathProgramCache]: Analyzing trace with hash -771899680, now seen corresponding path program 18 times [2024-04-27 09:28:04,665 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,666 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,674 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,688 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:04,689 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,689 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,697 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,711 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:04,873 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:04,873 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:04,903 INFO L85 PathProgramCache]: Analyzing trace with hash -1826015318, now seen corresponding path program 2 times [2024-04-27 09:28:04,903 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,903 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,911 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,924 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:04,924 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:04,924 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:04,932 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:04,943 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,143 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:05,143 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:05,177 INFO L85 PathProgramCache]: Analyzing trace with hash -771899900, now seen corresponding path program 2 times [2024-04-27 09:28:05,177 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,177 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,184 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,195 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,195 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,195 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,201 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,211 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,341 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:05,341 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:05,385 INFO L85 PathProgramCache]: Analyzing trace with hash -1826015317, now seen corresponding path program 19 times [2024-04-27 09:28:05,385 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,385 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,392 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,402 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,402 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,403 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,409 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,419 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,554 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:05,554 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:05,588 INFO L85 PathProgramCache]: Analyzing trace with hash -1826015317, now seen corresponding path program 20 times [2024-04-27 09:28:05,588 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,588 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,595 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,606 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,606 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,606 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,613 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,623 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,755 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:05,756 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:05,790 INFO L85 PathProgramCache]: Analyzing trace with hash -771899868, now seen corresponding path program 21 times [2024-04-27 09:28:05,790 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,790 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,797 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,807 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,808 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,808 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,815 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,825 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,946 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:05,946 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:05,971 INFO L85 PathProgramCache]: Analyzing trace with hash 1465116926, now seen corresponding path program 22 times [2024-04-27 09:28:05,971 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,971 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,978 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:05,990 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:05,990 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:05,991 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:05,997 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,009 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,130 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:06,130 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:06,158 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400816, now seen corresponding path program 2 times [2024-04-27 09:28:06,158 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:06,158 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:06,165 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,175 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,175 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:06,175 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:06,181 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,191 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,311 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:06,311 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:06,341 INFO L85 PathProgramCache]: Analyzing trace with hash 1465116962, now seen corresponding path program 2 times [2024-04-27 09:28:06,341 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:06,341 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:06,348 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,358 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,358 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:06,358 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:06,364 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,374 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,511 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:06,512 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:06,543 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400815, now seen corresponding path program 23 times [2024-04-27 09:28:06,543 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:06,543 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:06,550 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,560 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,561 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:06,561 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:06,568 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,578 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,724 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:06,724 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:06,759 INFO L85 PathProgramCache]: Analyzing trace with hash -1892400815, now seen corresponding path program 24 times [2024-04-27 09:28:06,759 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:06,759 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:06,769 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,780 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,780 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:06,780 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:06,788 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:06,800 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:06,994 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:06,995 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:07,018 INFO L85 PathProgramCache]: Analyzing trace with hash 1465116994, now seen corresponding path program 25 times [2024-04-27 09:28:07,019 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,019 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,025 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,035 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,035 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,035 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,042 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,051 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,158 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:07,158 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:07,181 INFO L85 PathProgramCache]: Analyzing trace with hash 941046518, now seen corresponding path program 16 times [2024-04-27 09:28:07,181 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,181 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,187 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,197 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,197 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,197 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,203 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,212 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,327 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:07,327 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:07,352 INFO L85 PathProgramCache]: Analyzing trace with hash -1892392104, now seen corresponding path program 17 times [2024-04-27 09:28:07,352 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,352 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,358 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,368 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,368 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,368 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,374 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,383 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,505 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:07,505 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:07,533 INFO L85 PathProgramCache]: Analyzing trace with hash -1817642058, now seen corresponding path program 18 times [2024-04-27 09:28:07,533 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,533 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,540 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,551 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:07,551 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,552 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,558 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,568 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:07,685 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:07,685 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:07,713 INFO L85 PathProgramCache]: Analyzing trace with hash 1465387028, now seen corresponding path program 2 times [2024-04-27 09:28:07,713 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,713 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,719 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,729 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,729 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,729 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,735 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,745 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,868 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:07,868 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:07,894 INFO L85 PathProgramCache]: Analyzing trace with hash -1817642278, now seen corresponding path program 2 times [2024-04-27 09:28:07,894 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,894 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,900 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,910 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:07,910 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:07,910 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:07,916 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:07,926 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,043 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:08,043 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:08,069 INFO L85 PathProgramCache]: Analyzing trace with hash 1465387029, now seen corresponding path program 19 times [2024-04-27 09:28:08,069 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,069 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,075 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,085 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,085 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,085 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,091 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,101 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,211 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:08,212 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:08,247 INFO L85 PathProgramCache]: Analyzing trace with hash 1465387029, now seen corresponding path program 20 times [2024-04-27 09:28:08,247 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,247 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,253 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,263 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,263 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,263 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,269 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,279 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,391 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:08,392 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:08,420 INFO L85 PathProgramCache]: Analyzing trace with hash -1817642246, now seen corresponding path program 21 times [2024-04-27 09:28:08,420 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,420 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,427 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,437 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,437 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,437 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,516 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,526 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,634 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:08,635 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:08,657 INFO L85 PathProgramCache]: Analyzing trace with hash -1892392108, now seen corresponding path program 22 times [2024-04-27 09:28:08,657 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,657 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,664 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,675 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,675 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,675 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,681 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,692 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,801 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:08,801 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:08,828 INFO L85 PathProgramCache]: Analyzing trace with hash -892328902, now seen corresponding path program 2 times [2024-04-27 09:28:08,828 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,828 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,834 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,843 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,843 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,843 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,849 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:08,858 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:08,966 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:08,967 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:08,992 INFO L85 PathProgramCache]: Analyzing trace with hash -1892392072, now seen corresponding path program 2 times [2024-04-27 09:28:08,992 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:08,993 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:08,999 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,008 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,008 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,008 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,014 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,023 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,146 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:09,146 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:09,172 INFO L85 PathProgramCache]: Analyzing trace with hash -892328901, now seen corresponding path program 23 times [2024-04-27 09:28:09,172 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,172 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,178 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,187 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,187 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,188 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,193 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,202 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,319 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:09,319 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:09,353 INFO L85 PathProgramCache]: Analyzing trace with hash -892328901, now seen corresponding path program 24 times [2024-04-27 09:28:09,353 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,353 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,359 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,368 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,368 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,369 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,374 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,384 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,491 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:09,491 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:09,514 INFO L85 PathProgramCache]: Analyzing trace with hash -1892392040, now seen corresponding path program 25 times [2024-04-27 09:28:09,515 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,515 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,521 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,531 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,531 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,531 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,537 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,546 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,653 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:09,653 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:09,704 INFO L85 PathProgramCache]: Analyzing trace with hash 941046549, now seen corresponding path program 48 times [2024-04-27 09:28:09,704 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,704 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,710 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:09,710 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:09,712 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:09,822 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:09,822 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:09,848 INFO L85 PathProgramCache]: Analyzing trace with hash 941046549, now seen corresponding path program 49 times [2024-04-27 09:28:09,848 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,848 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,863 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,863 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:09,863 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:09,869 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:09,878 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:09,994 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:09,994 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:10,096 INFO L85 PathProgramCache]: Analyzing trace with hash -1892362313, now seen corresponding path program 50 times [2024-04-27 09:28:10,096 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:10,096 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:10,103 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:10,104 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:10,105 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:10,314 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:10,314 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:10,354 INFO L85 PathProgramCache]: Analyzing trace with hash -1892362313, now seen corresponding path program 51 times [2024-04-27 09:28:10,354 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:10,354 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:10,366 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:10,380 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:10,380 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:10,380 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:10,388 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:10,401 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:10,539 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:10,540 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:10,578 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310542, now seen corresponding path program 52 times [2024-04-27 09:28:10,578 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:10,578 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:10,590 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:10,603 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:10,603 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:10,603 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:10,612 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:10,624 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:10,775 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:10,775 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:10,820 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013346, now seen corresponding path program 5 times [2024-04-27 09:28:10,820 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:10,820 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:10,829 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:10,843 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:10,843 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:10,843 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:10,852 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:10,866 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:11,026 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:11,027 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:11,067 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013345, now seen corresponding path program 53 times [2024-04-27 09:28:11,067 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,067 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,076 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,091 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:11,091 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,091 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,100 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,114 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:11,294 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:11,295 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:11,303 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013345, now seen corresponding path program 54 times [2024-04-27 09:28:11,304 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,304 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,312 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,328 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:11,329 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,329 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,338 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,353 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:11,493 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:11,494 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:11,522 INFO L85 PathProgramCache]: Analyzing trace with hash 375161268, now seen corresponding path program 55 times [2024-04-27 09:28:11,522 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,523 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,531 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,548 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:11,548 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,548 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,557 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,572 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:11,700 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:11,700 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:11,730 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902482, now seen corresponding path program 26 times [2024-04-27 09:28:11,730 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,730 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,738 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,753 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:11,753 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,753 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,760 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,774 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:11,900 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:11,901 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:11,927 INFO L85 PathProgramCache]: Analyzing trace with hash -247271178, now seen corresponding path program 26 times [2024-04-27 09:28:11,927 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,927 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,934 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,949 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:11,949 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:11,949 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:11,957 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:11,971 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:12,128 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:12,128 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:12,203 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902481, now seen corresponding path program 56 times [2024-04-27 09:28:12,203 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:12,203 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:12,211 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:12,212 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:12,214 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:12,407 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:12,407 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:12,451 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902481, now seen corresponding path program 57 times [2024-04-27 09:28:12,451 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:12,451 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:12,458 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:12,474 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:12,474 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:12,474 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:12,481 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:12,503 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:12,697 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:12,697 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:12,728 INFO L85 PathProgramCache]: Analyzing trace with hash -247271146, now seen corresponding path program 58 times [2024-04-27 09:28:12,728 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:12,729 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:12,736 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:12,751 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:12,751 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:12,752 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:12,759 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:12,774 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:12,903 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:12,903 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:12,932 INFO L85 PathProgramCache]: Analyzing trace with hash 924529178, now seen corresponding path program 5 times [2024-04-27 09:28:12,932 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:12,932 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:12,940 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:12,957 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:12,957 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:12,957 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:12,965 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:12,981 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:13,108 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:13,108 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:13,135 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366440, now seen corresponding path program 5 times [2024-04-27 09:28:13,135 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:13,135 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:13,143 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:13,159 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:13,159 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:13,159 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:13,248 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:13,270 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:13,408 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:13,409 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:13,442 INFO L85 PathProgramCache]: Analyzing trace with hash 924529179, now seen corresponding path program 59 times [2024-04-27 09:28:13,443 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:13,443 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:13,450 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:13,553 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:13,553 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:13,553 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:13,561 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:13,576 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:13,716 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:13,717 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:13,753 INFO L85 PathProgramCache]: Analyzing trace with hash 924529179, now seen corresponding path program 60 times [2024-04-27 09:28:13,754 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:13,754 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:13,761 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:13,776 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:13,776 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:13,776 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:13,784 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:13,799 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:13,945 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:13,945 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:13,975 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366425, now seen corresponding path program 27 times [2024-04-27 09:28:13,975 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:13,975 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:13,982 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:13,996 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:13,997 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:13,997 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,004 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,017 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:14,170 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:14,170 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:14,184 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366425, now seen corresponding path program 28 times [2024-04-27 09:28:14,184 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:14,185 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,191 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,205 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:14,205 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:14,205 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,213 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,226 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:14,362 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:14,362 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:14,394 INFO L85 PathProgramCache]: Analyzing trace with hash -585686115, now seen corresponding path program 27 times [2024-04-27 09:28:14,394 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:14,394 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,401 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,416 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:14,416 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:14,416 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,423 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,436 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:14,590 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:14,591 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:14,609 INFO L85 PathProgramCache]: Analyzing trace with hash -585686115, now seen corresponding path program 28 times [2024-04-27 09:28:14,609 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:14,609 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,617 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,631 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:14,632 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:14,632 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,639 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,652 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:14,786 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:14,786 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:14,815 INFO L85 PathProgramCache]: Analyzing trace with hash -976400253, now seen corresponding path program 25 times [2024-04-27 09:28:14,815 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:14,815 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,822 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,837 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:14,837 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:14,837 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:14,844 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:14,858 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:14,989 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:14,990 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:15,032 INFO L85 PathProgramCache]: Analyzing trace with hash -976400253, now seen corresponding path program 26 times [2024-04-27 09:28:15,032 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:15,032 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:15,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:15,054 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:15,054 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:15,054 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:15,061 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:15,074 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:15,210 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:15,210 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:15,432 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366424, now seen corresponding path program 61 times [2024-04-27 09:28:15,433 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:15,433 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:15,440 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:15,441 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:15,442 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:15,585 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:15,585 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:15,614 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366424, now seen corresponding path program 62 times [2024-04-27 09:28:15,614 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:15,614 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:15,621 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:15,644 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:15,644 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:15,644 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:15,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:15,664 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:15,796 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:15,797 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:15,895 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366424, now seen corresponding path program 63 times [2024-04-27 09:28:15,896 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:15,896 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:15,903 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:15,922 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:15,922 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:15,922 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:15,929 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:15,952 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,181 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:16,182 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:16,194 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366424, now seen corresponding path program 64 times [2024-04-27 09:28:16,195 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,195 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,201 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,214 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,214 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,215 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,221 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,234 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,343 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:16,343 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:16,369 INFO L85 PathProgramCache]: Analyzing trace with hash 924529164, now seen corresponding path program 29 times [2024-04-27 09:28:16,370 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,370 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,377 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,392 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,393 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,393 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,400 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,413 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,525 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:16,525 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:16,550 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366888, now seen corresponding path program 29 times [2024-04-27 09:28:16,550 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,550 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,557 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,570 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,570 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,570 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,577 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,590 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,712 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:16,712 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:16,736 INFO L85 PathProgramCache]: Analyzing trace with hash -585700440, now seen corresponding path program 27 times [2024-04-27 09:28:16,736 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,737 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,744 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,760 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,760 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,760 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,769 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,786 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,906 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:16,907 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:16,964 INFO L85 PathProgramCache]: Analyzing trace with hash 924529165, now seen corresponding path program 65 times [2024-04-27 09:28:16,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,972 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:16,989 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:16,989 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:16,989 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:16,996 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,013 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:17,150 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:17,150 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:17,178 INFO L85 PathProgramCache]: Analyzing trace with hash 924529165, now seen corresponding path program 66 times [2024-04-27 09:28:17,179 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,179 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,186 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,199 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:17,199 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,199 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,206 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,218 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:17,327 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:17,327 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:17,350 INFO L85 PathProgramCache]: Analyzing trace with hash -1404366856, now seen corresponding path program 67 times [2024-04-27 09:28:17,350 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,350 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,357 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,370 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:17,370 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,370 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,377 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,390 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:17,497 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:17,498 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:17,560 INFO L85 PathProgramCache]: Analyzing trace with hash -216466911, now seen corresponding path program 68 times [2024-04-27 09:28:17,560 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,560 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,567 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,589 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:17,589 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,589 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,596 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,617 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:17,724 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:17,724 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:17,750 INFO L85 PathProgramCache]: Analyzing trace with hash -216466911, now seen corresponding path program 69 times [2024-04-27 09:28:17,750 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,750 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,758 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,773 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:17,773 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,773 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,780 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,796 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:17,908 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:17,909 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:17,933 INFO L85 PathProgramCache]: Analyzing trace with hash -976814122, now seen corresponding path program 70 times [2024-04-27 09:28:17,933 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,933 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,941 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,956 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:17,956 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:17,956 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:17,963 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:17,979 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:18,089 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:18,089 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:18,230 INFO L85 PathProgramCache]: Analyzing trace with hash -247271135, now seen corresponding path program 6 times [2024-04-27 09:28:18,231 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:18,231 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:18,238 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:18,262 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:18,262 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:18,262 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:18,269 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:18,294 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:18,410 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:18,411 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:18,437 INFO L85 PathProgramCache]: Analyzing trace with hash -247271135, now seen corresponding path program 7 times [2024-04-27 09:28:18,437 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:18,437 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:18,538 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:18,556 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:18,556 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:18,556 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:18,564 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:18,584 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:18,719 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:18,719 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:18,798 INFO L85 PathProgramCache]: Analyzing trace with hash 924529521, now seen corresponding path program 6 times [2024-04-27 09:28:18,798 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:18,799 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:18,806 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:18,864 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:18,865 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:18,865 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:18,872 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:18,915 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:19,107 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:19,107 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:19,152 INFO L85 PathProgramCache]: Analyzing trace with hash 924529521, now seen corresponding path program 7 times [2024-04-27 09:28:19,152 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:19,152 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:19,160 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:19,190 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:19,191 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:19,191 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:19,198 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:19,215 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:19,353 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:19,354 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:19,449 INFO L85 PathProgramCache]: Analyzing trace with hash -247271134, now seen corresponding path program 71 times [2024-04-27 09:28:19,450 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:19,450 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:19,458 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:19,458 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:19,460 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:19,598 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:19,598 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:19,628 INFO L85 PathProgramCache]: Analyzing trace with hash -247271134, now seen corresponding path program 72 times [2024-04-27 09:28:19,628 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:19,628 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:19,636 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:19,650 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:19,650 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:19,650 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:19,657 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:19,671 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:19,816 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:19,816 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:19,903 INFO L85 PathProgramCache]: Analyzing trace with hash -247271134, now seen corresponding path program 73 times [2024-04-27 09:28:19,904 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:19,904 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:19,912 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:19,912 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:19,914 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:20,092 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:20,092 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:20,100 INFO L85 PathProgramCache]: Analyzing trace with hash -247271134, now seen corresponding path program 74 times [2024-04-27 09:28:20,100 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,100 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:20,108 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:20,124 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:20,124 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,124 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:20,132 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:20,147 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:20,276 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:20,277 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:20,304 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902468, now seen corresponding path program 8 times [2024-04-27 09:28:20,304 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,304 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:20,312 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:20,328 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:20,329 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,329 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:20,337 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:20,352 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:20,483 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:20,483 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:20,509 INFO L85 PathProgramCache]: Analyzing trace with hash -247270730, now seen corresponding path program 8 times [2024-04-27 09:28:20,510 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,510 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:20,518 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:20,532 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:20,533 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,533 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:20,540 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:20,556 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:20,707 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:20,708 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:20,747 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902467, now seen corresponding path program 75 times [2024-04-27 09:28:20,747 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,747 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:20,755 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:20,769 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:20,769 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,769 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:20,777 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:20,791 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:20,943 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:20,943 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:20,998 INFO L85 PathProgramCache]: Analyzing trace with hash -1254902467, now seen corresponding path program 76 times [2024-04-27 09:28:20,998 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:20,998 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:21,007 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:21,025 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:21,025 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:21,026 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:21,036 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:21,053 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:21,176 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:21,176 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:21,208 INFO L85 PathProgramCache]: Analyzing trace with hash -247270698, now seen corresponding path program 77 times [2024-04-27 09:28:21,208 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:21,208 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:21,216 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:21,232 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:21,232 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:21,232 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:21,240 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:21,255 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 4 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:21,394 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:21,394 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:21,429 INFO L85 PathProgramCache]: Analyzing trace with hash -247107702, now seen corresponding path program 78 times [2024-04-27 09:28:21,429 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:21,429 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:21,438 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:21,566 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:21,566 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:21,566 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:21,574 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:21,588 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:21,736 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:21,737 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:21,768 INFO L85 PathProgramCache]: Analyzing trace with hash 929595928, now seen corresponding path program 30 times [2024-04-27 09:28:21,769 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:21,769 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:21,777 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:21,791 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:21,791 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:21,791 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:21,798 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:21,813 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:21,964 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:21,964 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:22,009 INFO L85 PathProgramCache]: Analyzing trace with hash -1247297204, now seen corresponding path program 30 times [2024-04-27 09:28:22,010 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:22,010 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:22,022 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:22,036 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:22,037 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:22,037 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:22,045 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:22,060 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:22,222 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:22,223 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:22,255 INFO L85 PathProgramCache]: Analyzing trace with hash -11507532, now seen corresponding path program 28 times [2024-04-27 09:28:22,255 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:22,255 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:22,262 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:22,279 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:22,280 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:22,280 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:22,289 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:22,309 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:22,473 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:22,473 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:22,576 INFO L85 PathProgramCache]: Analyzing trace with hash 929595929, now seen corresponding path program 79 times [2024-04-27 09:28:22,577 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:22,577 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:22,584 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:22,584 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:22,586 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:22,736 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:22,737 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:22,771 INFO L85 PathProgramCache]: Analyzing trace with hash 929595929, now seen corresponding path program 80 times [2024-04-27 09:28:22,771 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:22,771 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:22,778 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:22,792 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:22,792 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:22,792 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:22,799 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:22,813 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:22,961 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:22,961 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:23,643 INFO L85 PathProgramCache]: Analyzing trace with hash -1254897197, now seen corresponding path program 81 times [2024-04-27 09:28:23,643 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:23,643 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:23,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:23,651 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:23,653 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:23,790 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:23,791 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:23,826 INFO L85 PathProgramCache]: Analyzing trace with hash -1254897197, now seen corresponding path program 82 times [2024-04-27 09:28:23,826 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:23,826 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:23,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:23,847 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:23,847 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:23,847 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:23,854 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:23,867 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:24,002 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:24,003 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:24,033 INFO L85 PathProgramCache]: Analyzing trace with hash 375161452, now seen corresponding path program 83 times [2024-04-27 09:28:24,034 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:24,034 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:24,040 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:24,054 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:24,054 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:24,054 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:24,061 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:24,074 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:24,214 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:24,215 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:24,314 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310549, now seen corresponding path program 6 times [2024-04-27 09:28:24,314 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:24,314 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:24,321 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:24,321 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:24,323 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:24,461 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:24,462 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:24,491 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310549, now seen corresponding path program 7 times [2024-04-27 09:28:24,491 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:24,492 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:24,498 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:24,509 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:24,509 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:24,509 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:24,516 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:24,526 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:24,662 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:24,663 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:26,834 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013127, now seen corresponding path program 4 times [2024-04-27 09:28:26,834 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:26,835 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:26,841 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:26,841 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:26,843 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:26,979 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:26,979 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:27,011 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013127, now seen corresponding path program 5 times [2024-04-27 09:28:27,011 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:27,011 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:27,018 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:27,029 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:27,029 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:27,029 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:27,036 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:27,166 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:27,299 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:27,299 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:27,389 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310550, now seen corresponding path program 84 times [2024-04-27 09:28:27,389 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:27,390 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:27,397 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:27,397 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:27,399 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:27,540 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:27,541 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:27,569 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310550, now seen corresponding path program 85 times [2024-04-27 09:28:27,570 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:27,570 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:27,577 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:27,588 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:27,588 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:27,588 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:27,595 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:27,606 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:27,741 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:27,741 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:27,807 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310550, now seen corresponding path program 86 times [2024-04-27 09:28:27,807 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:27,807 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:27,813 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:27,825 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:27,825 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:27,826 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:27,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:27,845 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:27,978 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:27,979 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:28,011 INFO L85 PathProgramCache]: Analyzing trace with hash 1466310550, now seen corresponding path program 87 times [2024-04-27 09:28:28,011 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,011 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,018 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:28,031 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:28,032 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,032 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:28,051 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 3 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:28,184 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:28,184 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:28,244 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013095, now seen corresponding path program 88 times [2024-04-27 09:28:28,244 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,245 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,252 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:28,252 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:28,254 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:28,393 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:28,394 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:28,424 INFO L85 PathProgramCache]: Analyzing trace with hash -1789013095, now seen corresponding path program 89 times [2024-04-27 09:28:28,424 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,424 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,431 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:28,442 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:28,442 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,442 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,450 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:28,461 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:28,585 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:28,585 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:28,613 INFO L85 PathProgramCache]: Analyzing trace with hash -800927646, now seen corresponding path program 90 times [2024-04-27 09:28:28,614 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,614 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,620 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:28,630 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:28,630 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,630 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:28,649 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:28,800 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:28,800 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:28,833 INFO L85 PathProgramCache]: Analyzing trace with hash -892318268, now seen corresponding path program 91 times [2024-04-27 09:28:28,833 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,833 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,840 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:28,850 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:28,850 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:28,850 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:28,858 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:28,868 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,013 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:29,013 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:29,046 INFO L85 PathProgramCache]: Analyzing trace with hash -1892062424, now seen corresponding path program 8 times [2024-04-27 09:28:29,046 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,046 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,053 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:29,063 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,063 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,064 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,071 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:29,082 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,227 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:29,228 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:29,259 INFO L85 PathProgramCache]: Analyzing trace with hash 1475607110, now seen corresponding path program 6 times [2024-04-27 09:28:29,260 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,260 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,266 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:29,277 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,278 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,278 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,285 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:29,295 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,427 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:29,428 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:29,462 INFO L85 PathProgramCache]: Analyzing trace with hash -1892062423, now seen corresponding path program 92 times [2024-04-27 09:28:29,463 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,463 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,469 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:29,480 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,480 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,480 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,487 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:29,497 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,631 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:29,631 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:29,663 INFO L85 PathProgramCache]: Analyzing trace with hash -1892062423, now seen corresponding path program 93 times [2024-04-27 09:28:29,663 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,663 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,670 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:29,683 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,683 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,683 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,691 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:29,703 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:29,947 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:29,948 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:29,985 INFO L85 PathProgramCache]: Analyzing trace with hash 1475607142, now seen corresponding path program 94 times [2024-04-27 09:28:29,985 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:29,985 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:29,993 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:30,006 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:30,006 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:30,007 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:30,015 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:30,027 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 2 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:30,175 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:30,175 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:30,215 INFO L85 PathProgramCache]: Analyzing trace with hash -1965499046, now seen corresponding path program 2 times [2024-04-27 09:28:30,216 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:30,216 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:30,245 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:30,245 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:30,247 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:30,422 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:30,423 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:30,460 INFO L85 PathProgramCache]: Analyzing trace with hash -800928182, now seen corresponding path program 2 times [2024-04-27 09:28:30,460 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:30,461 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:30,468 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:30,469 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:30,471 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:30,624 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:30,625 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:30,722 INFO L85 PathProgramCache]: Analyzing trace with hash -714055660, now seen corresponding path program 2 times [2024-04-27 09:28:30,723 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:30,723 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:30,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:30,740 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:30,740 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:30,740 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:30,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:30,757 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:30,902 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:30,903 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:30,968 INFO L85 PathProgramCache]: Analyzing trace with hash -2002975466, now seen corresponding path program 2 times [2024-04-27 09:28:30,968 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:30,968 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:30,975 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:30,982 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:30,983 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:30,983 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:30,990 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:30,997 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:31,156 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:31,157 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:33,262 INFO L85 PathProgramCache]: Analyzing trace with hash -1962605894, now seen corresponding path program 2 times [2024-04-27 09:28:33,262 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:33,262 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:33,270 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:33,279 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:33,280 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:33,280 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:33,287 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:33,297 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:33,457 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:33,457 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:35,573 INFO L85 PathProgramCache]: Analyzing trace with hash -64612036, now seen corresponding path program 2 times [2024-04-27 09:28:35,573 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:35,573 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:35,580 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:35,589 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:35,589 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:35,589 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:35,596 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:35,605 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:35,764 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:35,765 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:35,860 INFO L85 PathProgramCache]: Analyzing trace with hash -706935906, now seen corresponding path program 3 times [2024-04-27 09:28:35,861 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:35,861 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:35,868 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:35,890 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:35,890 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:35,891 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:35,898 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:35,907 INFO L134 CoverageAnalysis]: Checked inductivity of 2 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:36,047 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:36,047 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:36,117 INFO L85 PathProgramCache]: Analyzing trace with hash -684533744, now seen corresponding path program 4 times [2024-04-27 09:28:36,117 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:36,117 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:36,124 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:36,135 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:36,135 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:36,135 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:36,142 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:36,152 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:36,313 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:36,313 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:36,374 INFO L85 PathProgramCache]: Analyzing trace with hash 253845572, now seen corresponding path program 3 times [2024-04-27 09:28:36,374 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:36,374 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:36,380 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:36,389 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:36,390 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:36,390 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:36,397 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:36,406 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:36,532 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:36,532 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:36,606 INFO L85 PathProgramCache]: Analyzing trace with hash -1961744842, now seen corresponding path program 4 times [2024-04-27 09:28:36,607 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:36,607 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:36,613 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:36,622 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:36,622 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:36,622 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:36,629 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:36,639 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:36,783 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:36,783 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:38,871 INFO L85 PathProgramCache]: Analyzing trace with hash 1869878840, now seen corresponding path program 15 times [2024-04-27 09:28:38,871 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:38,871 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:38,878 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:38,879 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:38,880 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:39,022 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:39,023 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:39,218 INFO L85 PathProgramCache]: Analyzing trace with hash -677383110, now seen corresponding path program 16 times [2024-04-27 09:28:39,218 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:39,219 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:39,226 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:39,241 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:39,241 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:39,241 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:39,249 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:39,261 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:39,377 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:39,377 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:39,432 INFO L85 PathProgramCache]: Analyzing trace with hash -684502992, now seen corresponding path program 17 times [2024-04-27 09:28:39,432 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:39,432 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:39,439 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:39,439 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:39,440 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:39,601 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:39,602 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:39,707 INFO L85 PathProgramCache]: Analyzing trace with hash -677375470, now seen corresponding path program 18 times [2024-04-27 09:28:39,707 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:39,707 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:39,714 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:39,714 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:39,715 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:39,845 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:39,845 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:39,904 INFO L85 PathProgramCache]: Analyzing trace with hash 108284426, now seen corresponding path program 19 times [2024-04-27 09:28:39,904 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:39,904 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:39,912 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:39,912 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:39,914 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:40,049 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:40,050 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:40,124 INFO L85 PathProgramCache]: Analyzing trace with hash -938149978, now seen corresponding path program 2 times [2024-04-27 09:28:40,124 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:40,124 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:40,131 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:40,156 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:40,156 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:40,156 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:40,164 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:40,205 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:40,331 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:40,331 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:40,403 INFO L85 PathProgramCache]: Analyzing trace with hash 982121868, now seen corresponding path program 2 times [2024-04-27 09:28:40,403 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:40,403 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:40,410 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:40,439 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:40,440 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:40,440 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:40,448 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:40,476 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:40,610 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:40,611 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:40,700 INFO L85 PathProgramCache]: Analyzing trace with hash -938149977, now seen corresponding path program 20 times [2024-04-27 09:28:40,701 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:40,701 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:40,709 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:40,709 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:40,711 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:40,846 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:40,846 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:42,937 INFO L85 PathProgramCache]: Analyzing trace with hash -938149977, now seen corresponding path program 21 times [2024-04-27 09:28:42,937 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:42,937 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:42,944 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:42,944 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:42,946 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:43,077 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:43,077 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:43,167 INFO L85 PathProgramCache]: Analyzing trace with hash -1936169623, now seen corresponding path program 22 times [2024-04-27 09:28:43,167 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:43,167 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:43,174 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:43,175 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:43,176 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:43,308 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:43,308 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:43,391 INFO L85 PathProgramCache]: Analyzing trace with hash -1936169623, now seen corresponding path program 23 times [2024-04-27 09:28:43,392 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:43,392 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:43,399 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:43,399 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:43,400 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:43,532 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:43,532 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:43,628 INFO L85 PathProgramCache]: Analyzing trace with hash 476197018, now seen corresponding path program 2 times [2024-04-27 09:28:43,628 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:43,628 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:43,636 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:43,637 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:43,638 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:43,775 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:43,775 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:43,863 INFO L85 PathProgramCache]: Analyzing trace with hash 1877205780, now seen corresponding path program 2 times [2024-04-27 09:28:43,864 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:43,864 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:43,871 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:43,871 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:43,872 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:44,001 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:44,001 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 60 treesize of output 52 [2024-04-27 09:28:44,093 INFO L85 PathProgramCache]: Analyzing trace with hash 476197019, now seen corresponding path program 24 times [2024-04-27 09:28:44,094 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:44,094 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:44,189 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:44,190 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:44,191 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:44,327 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:44,327 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:44,441 INFO L85 PathProgramCache]: Analyzing trace with hash 476197019, now seen corresponding path program 25 times [2024-04-27 09:28:44,441 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:44,441 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:44,448 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:44,463 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:44,463 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:44,463 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:44,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:44,484 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:44,628 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:44,629 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:44,716 INFO L85 PathProgramCache]: Analyzing trace with hash 1877205812, now seen corresponding path program 26 times [2024-04-27 09:28:44,716 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:44,716 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:44,724 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:44,724 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:44,726 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:44,854 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:44,854 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:44,908 INFO L85 PathProgramCache]: Analyzing trace with hash 97441938, now seen corresponding path program 27 times [2024-04-27 09:28:44,909 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:44,909 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:44,916 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:44,958 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:44,959 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:44,959 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:44,966 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:44,985 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 1 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:45,113 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:45,113 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:45,183 INFO L85 PathProgramCache]: Analyzing trace with hash 1877194268, now seen corresponding path program 28 times [2024-04-27 09:28:45,183 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:45,184 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:45,192 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:45,193 INFO L356 TraceCheck]: Trace is feasible, we will do another trace check, this time with branch encoders. [2024-04-27 09:28:45,194 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2024-04-27 09:28:45,345 INFO L349 Elim1Store]: treesize reduction 12, result has 52.0 percent of original size [2024-04-27 09:28:45,346 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 3 select indices, 3 select index equivalence classes, 0 disjoint index pairs (out of 3 index pairs), introduced 3 new quantified variables, introduced 3 case distinctions, treesize of input 66 treesize of output 64 [2024-04-27 09:28:45,463 INFO L85 PathProgramCache]: Analyzing trace with hash -1999313174, now seen corresponding path program 1 times [2024-04-27 09:28:45,464 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:45,464 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:45,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:45,520 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:45,521 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:45,521 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:45,527 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:45,577 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2024-04-27 09:28:45,578 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2024-04-27 09:28:45,585 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=1134, Invalid=34776, Unknown=0, NotChecked=0, Total=35910 [2024-04-27 09:28:45,902 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:45,902 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:45,996 INFO L85 PathProgramCache]: Analyzing trace with hash 133906032, now seen corresponding path program 13 times [2024-04-27 09:28:45,996 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:45,996 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:46,003 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:46,014 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:46,014 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:46,014 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:46,021 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:46,032 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:46,199 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:46,199 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:46,299 INFO L85 PathProgramCache]: Analyzing trace with hash 1765500510, now seen corresponding path program 14 times [2024-04-27 09:28:46,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:46,300 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:46,307 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:46,327 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:46,327 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:46,327 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:46,334 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:46,344 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:46,514 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:46,515 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:46,615 INFO L85 PathProgramCache]: Analyzing trace with hash -1104742204, now seen corresponding path program 13 times [2024-04-27 09:28:46,616 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:46,616 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:46,623 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:46,635 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:46,636 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:46,636 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:46,643 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:46,654 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:46,820 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:46,820 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:46,921 INFO L85 PathProgramCache]: Analyzing trace with hash 1442424242, now seen corresponding path program 14 times [2024-04-27 09:28:46,921 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:46,921 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:46,928 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:46,939 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:46,939 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:46,939 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:46,946 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:46,956 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:47,121 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:47,121 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:47,268 INFO L85 PathProgramCache]: Analyzing trace with hash 1765629524, now seen corresponding path program 13 times [2024-04-27 09:28:47,269 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:47,269 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:47,276 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:47,286 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:47,287 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:47,287 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:47,294 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:47,404 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:47,555 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:47,555 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:48,322 INFO L85 PathProgramCache]: Analyzing trace with hash 462171970, now seen corresponding path program 14 times [2024-04-27 09:28:48,322 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:48,322 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:48,329 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:48,338 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:48,338 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:48,338 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:48,344 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:48,354 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:48,498 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:48,499 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:48,606 INFO L85 PathProgramCache]: Analyzing trace with hash 1442639746, now seen corresponding path program 49 times [2024-04-27 09:28:48,606 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:48,607 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:48,613 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:48,623 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:48,623 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:48,623 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:48,630 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:48,640 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:48,786 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:48,786 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:48,885 INFO L85 PathProgramCache]: Analyzing trace with hash 1538929648, now seen corresponding path program 50 times [2024-04-27 09:28:48,885 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:48,885 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:48,892 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:48,901 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:48,901 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:48,901 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:48,908 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:48,917 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:49,104 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:49,105 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:49,209 INFO L85 PathProgramCache]: Analyzing trace with hash -866061426, now seen corresponding path program 13 times [2024-04-27 09:28:49,209 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:49,209 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:49,229 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:49,239 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:49,239 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:49,239 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:49,257 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:49,267 INFO L134 CoverageAnalysis]: Checked inductivity of 4 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:49,414 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:49,415 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:49,513 INFO L85 PathProgramCache]: Analyzing trace with hash -148387076, now seen corresponding path program 14 times [2024-04-27 09:28:49,513 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:49,513 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:49,519 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:49,529 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:49,529 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:49,529 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:49,536 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:49,545 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:49,698 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:49,698 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:49,791 INFO L85 PathProgramCache]: Analyzing trace with hash -305715226, now seen corresponding path program 13 times [2024-04-27 09:28:49,792 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:49,792 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:49,798 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:49,808 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:49,808 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:49,808 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:49,815 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:49,825 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:49,979 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:49,979 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:50,080 INFO L85 PathProgramCache]: Analyzing trace with hash 549401940, now seen corresponding path program 14 times [2024-04-27 09:28:50,081 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:50,081 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:50,087 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:50,097 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:50,097 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:50,097 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:50,104 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:50,113 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:50,270 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:50,270 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:50,370 INFO L85 PathProgramCache]: Analyzing trace with hash -148258062, now seen corresponding path program 13 times [2024-04-27 09:28:50,371 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:50,371 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:50,377 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:50,387 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:50,387 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:50,387 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:50,399 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:50,409 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:50,548 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:50,548 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:50,644 INFO L85 PathProgramCache]: Analyzing trace with hash 1541743456, now seen corresponding path program 14 times [2024-04-27 09:28:50,644 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:50,645 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:50,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:50,662 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:50,662 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:50,663 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:50,669 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:50,679 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:50,810 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:50,810 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:50,895 INFO L85 PathProgramCache]: Analyzing trace with hash 549617444, now seen corresponding path program 49 times [2024-04-27 09:28:50,895 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:50,895 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:50,901 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:50,910 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:50,910 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:50,910 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:51,007 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:51,016 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:51,163 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:51,163 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:51,254 INFO L85 PathProgramCache]: Analyzing trace with hash 881017874, now seen corresponding path program 50 times [2024-04-27 09:28:51,254 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:51,254 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:51,260 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:51,269 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:51,270 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:51,270 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:51,277 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:51,287 INFO L134 CoverageAnalysis]: Checked inductivity of 3 backedges. 0 proven. 2 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:51,429 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:51,430 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:51,525 INFO L85 PathProgramCache]: Analyzing trace with hash -1794914828, now seen corresponding path program 13 times [2024-04-27 09:28:51,525 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:51,525 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:51,533 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:51,544 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:51,544 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:51,544 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:51,552 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:51,564 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:28:51,702 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:51,703 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:51,823 INFO L85 PathProgramCache]: Analyzing trace with hash 784723546, now seen corresponding path program 14 times [2024-04-27 09:28:51,823 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:51,823 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:51,830 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:51,840 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:51,840 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:51,841 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:51,847 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:51,857 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:51,991 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:51,992 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:52,086 INFO L85 PathProgramCache]: Analyzing trace with hash -1444057016, now seen corresponding path program 13 times [2024-04-27 09:28:52,086 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:52,086 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:52,093 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:52,103 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:52,104 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:52,104 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:52,110 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:52,119 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:52,248 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:52,249 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:52,336 INFO L85 PathProgramCache]: Analyzing trace with hash -251781714, now seen corresponding path program 14 times [2024-04-27 09:28:52,337 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:52,337 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:52,343 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:52,353 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:52,353 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:52,353 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:52,360 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:52,369 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:52,503 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:52,503 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:54,580 INFO L85 PathProgramCache]: Analyzing trace with hash 784852440, now seen corresponding path program 13 times [2024-04-27 09:28:54,580 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:54,580 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:54,587 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:54,596 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:54,596 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:54,597 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:54,603 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:54,613 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:54,746 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:54,746 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:54,841 INFO L85 PathProgramCache]: Analyzing trace with hash 1377351486, now seen corresponding path program 14 times [2024-04-27 09:28:54,841 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:54,841 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:54,848 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:54,858 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:54,858 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:54,858 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:54,864 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:54,874 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:28:54,980 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:54,980 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:55,031 INFO L85 PathProgramCache]: Analyzing trace with hash 2136414520, now seen corresponding path program 9 times [2024-04-27 09:28:55,031 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:55,032 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:55,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:55,050 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:55,050 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:55,050 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:55,057 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:55,068 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:55,181 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:55,181 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:55,289 INFO L85 PathProgramCache]: Analyzing trace with hash -1414535102, now seen corresponding path program 10 times [2024-04-27 09:28:55,289 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:55,289 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:55,296 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:55,307 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:55,307 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:55,307 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:55,314 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:55,323 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:55,433 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:55,434 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:55,491 INFO L85 PathProgramCache]: Analyzing trace with hash -900823798, now seen corresponding path program 9 times [2024-04-27 09:28:55,492 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:55,492 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:55,498 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:55,508 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:55,508 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:55,508 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:55,516 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:55,526 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:55,737 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:55,737 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:55,801 INFO L85 PathProgramCache]: Analyzing trace with hash 785653908, now seen corresponding path program 10 times [2024-04-27 09:28:55,801 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:55,801 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:55,808 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:55,819 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:55,819 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:55,819 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:55,826 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:55,836 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:55,972 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:55,972 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:56,084 INFO L85 PathProgramCache]: Analyzing trace with hash -1574879412, now seen corresponding path program 15 times [2024-04-27 09:28:56,085 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:56,085 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:56,094 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:56,104 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:56,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:56,105 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:56,113 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:56,124 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:56,257 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:56,257 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:56,362 INFO L85 PathProgramCache]: Analyzing trace with hash -2129012570, now seen corresponding path program 15 times [2024-04-27 09:28:56,362 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:56,362 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:56,370 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:56,380 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:56,380 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:56,381 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:56,388 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:56,398 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:56,528 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:56,529 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:56,627 INFO L85 PathProgramCache]: Analyzing trace with hash -899961816, now seen corresponding path program 15 times [2024-04-27 09:28:56,627 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:56,627 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:56,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:56,646 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:56,647 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:56,647 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:56,654 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:56,665 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:56,778 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:56,778 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:56,806 INFO L85 PathProgramCache]: Analyzing trace with hash -1414504350, now seen corresponding path program 57 times [2024-04-27 09:28:56,806 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:56,806 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:56,813 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:56,825 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:28:56,825 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:56,825 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:56,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:56,843 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:28:56,965 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:56,966 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:57,032 INFO L85 PathProgramCache]: Analyzing trace with hash -2129011578, now seen corresponding path program 58 times [2024-04-27 09:28:57,032 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,032 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,039 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,055 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:57,056 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,056 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,063 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,078 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:57,184 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:57,185 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:57,222 INFO L85 PathProgramCache]: Analyzing trace with hash 1885347772, now seen corresponding path program 59 times [2024-04-27 09:28:57,222 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,222 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,230 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,243 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:57,243 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,243 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,251 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,262 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:57,383 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:57,383 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:28:57,441 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761108, now seen corresponding path program 11 times [2024-04-27 09:28:57,441 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,442 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,449 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,462 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:57,462 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,462 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,470 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,482 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:57,603 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:57,603 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:28:57,647 INFO L85 PathProgramCache]: Analyzing trace with hash -656986690, now seen corresponding path program 11 times [2024-04-27 09:28:57,648 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,648 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,656 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,667 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:57,668 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,668 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,676 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,687 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:57,822 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:57,822 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:57,896 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 60 times [2024-04-27 09:28:57,896 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,896 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,904 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,916 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:57,916 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:57,916 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:57,924 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:57,935 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:58,059 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:58,060 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:58,138 INFO L85 PathProgramCache]: Analyzing trace with hash -1683761107, now seen corresponding path program 61 times [2024-04-27 09:28:58,139 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:58,139 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:58,148 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:58,166 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:58,167 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:58,167 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:58,285 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:58,304 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:58,420 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:58,421 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:28:58,485 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 62 times [2024-04-27 09:28:58,486 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:58,486 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:58,493 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:58,505 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:58,505 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:58,505 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:58,513 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:58,523 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:28:58,650 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:58,650 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:58,722 INFO L85 PathProgramCache]: Analyzing trace with hash -1601750317, now seen corresponding path program 63 times [2024-04-27 09:28:58,722 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:58,722 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:58,734 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:58,753 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:58,753 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:58,753 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:58,761 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:58,779 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 5 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:28:58,896 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:58,896 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:58,964 INFO L85 PathProgramCache]: Analyzing trace with hash -649536984, now seen corresponding path program 64 times [2024-04-27 09:28:58,965 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:58,965 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:58,973 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:58,987 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:58,987 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:58,987 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:58,995 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:59,009 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:59,128 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:59,128 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:59,193 INFO L85 PathProgramCache]: Analyzing trace with hash 1885355518, now seen corresponding path program 65 times [2024-04-27 09:28:59,193 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:59,193 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:59,201 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:59,215 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:59,215 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:59,216 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:59,223 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:59,236 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:28:59,382 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:59,382 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:59,471 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849380, now seen corresponding path program 16 times [2024-04-27 09:28:59,471 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:59,471 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:59,478 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:59,492 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:59,492 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:59,492 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:59,498 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:59,511 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:59,631 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:59,631 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:59,727 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690424, now seen corresponding path program 16 times [2024-04-27 09:28:59,727 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:59,727 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:59,734 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:59,748 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:59,748 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:59,748 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:59,755 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:28:59,768 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:28:59,892 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:28:59,892 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:28:59,990 INFO L85 PathProgramCache]: Analyzing trace with hash -1601762760, now seen corresponding path program 16 times [2024-04-27 09:28:59,990 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:28:59,990 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:28:59,997 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,012 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:00,012 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,012 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,019 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,033 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:00,146 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:00,146 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:29:00,191 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 66 times [2024-04-27 09:29:00,192 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,192 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,199 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,209 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:00,209 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,209 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,216 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,225 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:00,332 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:00,332 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:00,396 INFO L85 PathProgramCache]: Analyzing trace with hash -1574849379, now seen corresponding path program 67 times [2024-04-27 09:29:00,396 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,396 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,403 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,417 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:00,417 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,417 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,424 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,437 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:00,685 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:00,685 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:00,748 INFO L85 PathProgramCache]: Analyzing trace with hash -1575690392, now seen corresponding path program 68 times [2024-04-27 09:29:00,749 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,749 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,755 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,771 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:00,771 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,771 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,778 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,791 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:00,895 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:00,895 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:29:00,923 INFO L85 PathProgramCache]: Analyzing trace with hash 1890533380, now seen corresponding path program 69 times [2024-04-27 09:29:00,923 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,923 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,931 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,943 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:29:00,943 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:00,943 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:00,954 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:00,965 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 8 trivial. 0 not checked. [2024-04-27 09:29:01,070 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:01,071 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:29:01,105 INFO L85 PathProgramCache]: Analyzing trace with hash -1575684618, now seen corresponding path program 70 times [2024-04-27 09:29:01,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:01,105 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:01,112 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:01,123 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:01,123 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:01,123 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:01,133 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:01,144 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:01,290 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:01,291 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:01,418 INFO L85 PathProgramCache]: Analyzing trace with hash 1618870162, now seen corresponding path program 13 times [2024-04-27 09:29:01,418 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:01,418 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:01,425 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:01,435 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:29:01,436 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:01,436 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:01,442 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:01,452 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:29:01,591 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:01,591 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:01,691 INFO L85 PathProgramCache]: Analyzing trace with hash -266471560, now seen corresponding path program 14 times [2024-04-27 09:29:01,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:01,691 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:01,698 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:01,707 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:01,707 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:01,707 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:01,713 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:01,722 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:01,857 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:01,857 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:01,959 INFO L85 PathProgramCache]: Analyzing trace with hash 328633066, now seen corresponding path program 13 times [2024-04-27 09:29:01,960 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:01,960 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:01,967 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:01,976 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:01,976 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:01,976 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:01,983 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:01,994 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:02,122 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:02,122 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:02,200 INFO L85 PathProgramCache]: Analyzing trace with hash 1376876752, now seen corresponding path program 14 times [2024-04-27 09:29:02,200 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:02,200 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:02,206 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:02,214 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:02,215 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:02,215 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:02,221 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:02,230 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:02,367 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:02,367 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:02,471 INFO L85 PathProgramCache]: Analyzing trace with hash -266342666, now seen corresponding path program 13 times [2024-04-27 09:29:02,471 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:02,471 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:02,478 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:02,488 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:02,488 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:02,488 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:02,494 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:02,504 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:02,634 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:02,635 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:02,740 INFO L85 PathProgramCache]: Analyzing trace with hash 1568436188, now seen corresponding path program 14 times [2024-04-27 09:29:02,741 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:02,741 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:02,748 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:02,757 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:02,757 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:02,757 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:02,764 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:02,774 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:02,877 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:02,877 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:29:03,018 INFO L85 PathProgramCache]: Analyzing trace with hash 589566810, now seen corresponding path program 9 times [2024-04-27 09:29:03,019 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:03,019 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:03,025 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:03,034 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:03,034 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:03,034 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:03,123 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:03,132 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:03,232 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:03,233 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:29:03,282 INFO L85 PathProgramCache]: Analyzing trace with hash 358154980, now seen corresponding path program 10 times [2024-04-27 09:29:03,283 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:03,283 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:03,289 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:03,298 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:03,298 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:03,298 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:03,354 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:03,364 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:03,492 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:03,492 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:29:03,547 INFO L85 PathProgramCache]: Analyzing trace with hash -1782006104, now seen corresponding path program 9 times [2024-04-27 09:29:03,547 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:03,548 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:03,558 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:03,569 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:03,570 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:03,570 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:03,578 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:03,590 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:03,717 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:03,717 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:29:03,780 INFO L85 PathProgramCache]: Analyzing trace with hash -265541198, now seen corresponding path program 10 times [2024-04-27 09:29:03,781 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:03,781 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:03,789 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:03,799 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:03,799 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:03,799 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:03,806 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:03,816 INFO L134 CoverageAnalysis]: Checked inductivity of 6 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:03,939 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:03,939 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:04,009 INFO L85 PathProgramCache]: Analyzing trace with hash -2026451634, now seen corresponding path program 57 times [2024-04-27 09:29:04,009 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:04,009 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:04,017 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:04,028 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:04,029 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:04,029 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:04,037 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:04,047 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:04,180 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:04,180 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:04,252 INFO L85 PathProgramCache]: Analyzing trace with hash 619119668, now seen corresponding path program 58 times [2024-04-27 09:29:04,253 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:04,253 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:04,260 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:04,277 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:29:04,277 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:04,277 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:04,285 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:04,302 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:29:04,451 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:04,451 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:04,555 INFO L85 PathProgramCache]: Analyzing trace with hash 2012449130, now seen corresponding path program 15 times [2024-04-27 09:29:04,555 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:04,555 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:04,563 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:04,574 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:04,574 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:04,574 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:04,582 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:04,593 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:04,729 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:04,730 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:06,813 INFO L85 PathProgramCache]: Analyzing trace with hash 619107016, now seen corresponding path program 15 times [2024-04-27 09:29:06,814 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:06,814 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:06,821 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:06,832 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:06,833 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:06,833 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:06,840 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:06,850 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:06,993 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:06,994 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:07,105 INFO L85 PathProgramCache]: Analyzing trace with hash -1781144122, now seen corresponding path program 15 times [2024-04-27 09:29:07,105 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:07,106 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:07,112 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:07,122 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:07,122 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:07,122 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:07,129 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:07,138 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:07,245 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:07,245 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:29:07,285 INFO L85 PathProgramCache]: Analyzing trace with hash 358185732, now seen corresponding path program 59 times [2024-04-27 09:29:07,285 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:07,285 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:07,292 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:07,303 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:07,303 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:07,303 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:07,310 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:07,319 INFO L134 CoverageAnalysis]: Checked inductivity of 7 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:07,435 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:07,435 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:07,521 INFO L85 PathProgramCache]: Analyzing trace with hash 619108008, now seen corresponding path program 60 times [2024-04-27 09:29:07,521 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:07,522 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:07,529 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:07,545 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:07,546 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:07,546 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:07,554 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:07,569 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:07,681 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:07,681 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:29:07,722 INFO L85 PathProgramCache]: Analyzing trace with hash 318716126, now seen corresponding path program 61 times [2024-04-27 09:29:07,722 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:07,722 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:07,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:07,821 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:07,821 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:07,821 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:07,829 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:07,839 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:07,955 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:07,955 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:29:08,029 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265418, now seen corresponding path program 11 times [2024-04-27 09:29:08,029 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,029 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,036 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,047 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:08,047 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,048 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,055 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,065 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:08,184 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:08,184 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:29:08,252 INFO L85 PathProgramCache]: Analyzing trace with hash 1343522400, now seen corresponding path program 11 times [2024-04-27 09:29:08,253 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,253 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,260 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,271 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:08,271 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,272 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,279 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,290 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:08,412 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:08,412 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:29:08,468 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 62 times [2024-04-27 09:29:08,468 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,468 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,475 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,494 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:08,494 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,495 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,502 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,512 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:08,636 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:08,637 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:08,716 INFO L85 PathProgramCache]: Analyzing trace with hash 1290265419, now seen corresponding path program 63 times [2024-04-27 09:29:08,717 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,717 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,724 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,742 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 3 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:08,742 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,742 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,749 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,765 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 3 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:08,897 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:08,897 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:29:08,969 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 64 times [2024-04-27 09:29:08,969 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,969 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,977 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:08,988 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:08,989 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:08,989 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:08,996 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:09,006 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:09,134 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:09,134 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:09,212 INFO L85 PathProgramCache]: Analyzing trace with hash 1257207153, now seen corresponding path program 65 times [2024-04-27 09:29:09,212 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:09,212 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:09,220 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:09,238 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:29:09,238 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:09,239 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:09,246 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:09,262 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 4 proven. 3 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2024-04-27 09:29:09,392 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:09,392 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:09,504 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479162, now seen corresponding path program 16 times [2024-04-27 09:29:09,505 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:09,505 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:09,512 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:09,522 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:09,523 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:09,523 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:09,530 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:09,539 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:09,676 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:09,676 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:09,774 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655318, now seen corresponding path program 16 times [2024-04-27 09:29:09,774 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:09,774 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:09,781 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:09,794 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:09,794 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:09,795 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:09,801 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:09,815 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:09,931 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:09,931 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:10,015 INFO L85 PathProgramCache]: Analyzing trace with hash 1257194710, now seen corresponding path program 16 times [2024-04-27 09:29:10,015 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:10,015 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:10,101 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:10,112 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:10,112 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:10,112 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:10,118 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:10,128 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:10,237 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:10,237 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 28 treesize of output 24 [2024-04-27 09:29:12,300 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 66 times [2024-04-27 09:29:12,300 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:12,300 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:12,307 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:12,316 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:12,316 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:12,316 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:12,323 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:12,332 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:12,435 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:12,435 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:12,498 INFO L85 PathProgramCache]: Analyzing trace with hash 2012479163, now seen corresponding path program 67 times [2024-04-27 09:29:12,499 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:12,499 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:12,505 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:12,518 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:12,518 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:12,518 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:12,525 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:12,538 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:12,636 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:12,637 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:12,704 INFO L85 PathProgramCache]: Analyzing trace with hash -2037655286, now seen corresponding path program 68 times [2024-04-27 09:29:12,704 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:12,704 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:12,711 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:12,724 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:12,724 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:12,725 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:12,731 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:12,744 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:12,839 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:12,839 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:29:12,877 INFO L85 PathProgramCache]: Analyzing trace with hash 323901734, now seen corresponding path program 69 times [2024-04-27 09:29:12,877 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:12,877 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:12,884 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:12,894 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:12,894 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:12,894 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:12,901 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:12,911 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2024-04-27 09:29:13,004 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:13,004 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 44 treesize of output 38 [2024-04-27 09:29:13,042 INFO L85 PathProgramCache]: Analyzing trace with hash -2037649512, now seen corresponding path program 70 times [2024-04-27 09:29:13,042 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:13,042 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:13,050 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:13,059 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:13,060 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:13,060 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:13,067 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:13,076 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 0 proven. 3 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2024-04-27 09:29:13,210 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:13,210 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:29:13,274 INFO L85 PathProgramCache]: Analyzing trace with hash 906170244, now seen corresponding path program 5 times [2024-04-27 09:29:13,274 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:13,275 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:13,281 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:13,839 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:13,839 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:13,839 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:13,846 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:13,874 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 6 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:14,003 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:14,003 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:29:14,080 INFO L85 PathProgramCache]: Analyzing trace with hash -329782958, now seen corresponding path program 6 times [2024-04-27 09:29:14,081 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:14,081 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:14,087 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:14,101 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:14,101 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:14,101 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:14,108 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:14,120 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:14,271 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:14,272 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:29:15,109 INFO L85 PathProgramCache]: Analyzing trace with hash -1633245698, now seen corresponding path program 5 times [2024-04-27 09:29:15,109 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:15,110 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:15,117 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:15,149 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:15,150 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:15,150 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:15,158 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:15,190 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2024-04-27 09:29:15,350 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:15,350 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:29:15,436 INFO L85 PathProgramCache]: Analyzing trace with hash -1811753396, now seen corresponding path program 6 times [2024-04-27 09:29:15,436 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:15,436 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:15,444 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:15,461 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:15,461 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:15,461 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:15,469 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:15,482 INFO L134 CoverageAnalysis]: Checked inductivity of 11 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 4 trivial. 0 not checked. [2024-04-27 09:29:15,628 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:15,628 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 [2024-04-27 09:29:15,703 INFO L85 PathProgramCache]: Analyzing trace with hash -329752206, now seen corresponding path program 73 times [2024-04-27 09:29:15,703 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:15,703 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:15,711 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:15,724 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:15,724 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:15,724 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:15,732 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:15,744 INFO L134 CoverageAnalysis]: Checked inductivity of 13 backedges. 6 proven. 4 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2024-04-27 09:29:15,885 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:15,886 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:16,020 INFO L85 PathProgramCache]: Analyzing trace with hash 1572381610, now seen corresponding path program 74 times [2024-04-27 09:29:16,021 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:16,021 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:16,029 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:16,043 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:16,043 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:16,043 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:16,051 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:16,064 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:16,206 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:16,206 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:16,324 INFO L85 PathProgramCache]: Analyzing trace with hash 1499189766, now seen corresponding path program 5 times [2024-04-27 09:29:16,324 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:16,324 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:16,332 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:16,346 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:16,347 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:16,347 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:16,355 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:16,368 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:16,509 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:16,509 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 23 treesize of output 21 [2024-04-27 09:29:16,622 INFO L85 PathProgramCache]: Analyzing trace with hash -769757396, now seen corresponding path program 5 times [2024-04-27 09:29:16,623 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:16,623 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:16,631 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:16,645 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:16,646 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2024-04-27 09:29:16,646 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2024-04-27 09:29:16,654 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2024-04-27 09:29:16,668 INFO L134 CoverageAnalysis]: Checked inductivity of 14 backedges. 3 proven. 4 refuted. 0 times theorem prover too weak. 7 trivial. 0 not checked. [2024-04-27 09:29:16,832 INFO L349 Elim1Store]: treesize reduction 4, result has 50.0 percent of original size [2024-04-27 09:29:16,832 INFO L378 Elim1Store]: Elim1 eliminated variable of array dimension 1, 0 stores, 2 select indices, 2 select index equivalence classes, 0 disjoint index pairs (out of 1 index pairs), introduced 2 new quantified variables, introduced 1 case distinctions, treesize of input 39 treesize of output 35 Received shutdown request... [2024-04-27 09:29:16,924 WARN L235 SmtUtils]: Removed 2 from assertion stack [2024-04-27 09:29:16,938 WARN L477 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: SelfDestructingSolverStorable1340,SelfDestructingSolverStorable2671,SelfDestructingSolverStorable2670,SelfDestructingSolverStorable306,SelfDestructingSolverStorable307,SelfDestructingSolverStorable308,SelfDestructingSolverStorable309,SelfDestructingSolverStorable1349,SelfDestructingSolverStorable302,SelfDestructingSolverStorable1348,SelfDestructingSolverStorable2679,SelfDestructingSolverStorable303,SelfDestructingSolverStorable1347,SelfDestructingSolverStorable2678,SelfDestructingSolverStorable304,SelfDestructingSolverStorable1346,SelfDestructingSolverStorable2677,SelfDestructingSolverStorable305,SelfDestructingSolverStorable1345,SelfDestructingSolverStorable2676,SelfDestructingSolverStorable1344,SelfDestructingSolverStorable2675,SelfDestructingSolverStorable1343,SelfDestructingSolverStorable2674,SelfDestructingSolverStorable300,SelfDestructingSolverStorable1342,SelfDestructingSolverStorable2673,SelfDestructingSolverStorable301,SelfDestructingSolverStorable1341,SelfDestructingSolverStorable2672,SelfDestructingSolverStorable1351,SelfDestructingSolverStorable2682,SelfDestructingSolverStorable1350,SelfDestructingSolverStorable2681,SelfDestructingSolverStorable2680,SelfDestructingSolverStorable1359,SelfDestructingSolverStorable1358,SelfDestructingSolverStorable2689,SelfDestructingSolverStorable1357,SelfDestructingSolverStorable2688,SelfDestructingSolverStorable1356,SelfDestructingSolverStorable2687,SelfDestructingSolverStorable1355,SelfDestructingSolverStorable2686,SelfDestructingSolverStorable1354,SelfDestructingSolverStorable2685,SelfDestructingSolverStorable1353,SelfDestructingSolverStorable2684,SelfDestructingSolverStorable1352,SelfDestructingSolverStorable2683,SelfDestructingSolverStorable330,SelfDestructingSolverStorable328,SelfDestructingSolverStorable329,SelfDestructingSolverStorable1329,SelfDestructingSolverStorable1328,SelfDestructingSolverStorable2659,SelfDestructingSolverStorable1327,SelfDestructingSolverStorable2658,SelfDestructingSolverStorable324,SelfDestructingSolverStorable1326,SelfDestructingSolverStorable2657,SelfDestructingSolverStorable325,SelfDestructingSolverStorable1325,SelfDestructingSolverStorable2656,SelfDestructingSolverStorable326,SelfDestructingSolverStorable1324,SelfDestructingSolverStorable2655,SelfDestructingSolverStorable327,SelfDestructingSolverStorable1323,SelfDestructingSolverStorable2654,SelfDestructingSolverStorable320,SelfDestructingSolverStorable1322,SelfDestructingSolverStorable2653,SelfDestructingSolverStorable321,SelfDestructingSolverStorable1321,SelfDestructingSolverStorable2652,SelfDestructingSolverStorable322,SelfDestructingSolverStorable1320,SelfDestructingSolverStorable2651,SelfDestructingSolverStorable323,SelfDestructingSolverStorable2650,SelfDestructingSolverStorable2660,SelfDestructingSolverStorable317,SelfDestructingSolverStorable318,SelfDestructingSolverStorable319,SelfDestructingSolverStorable1339,SelfDestructingSolverStorable1338,SelfDestructingSolverStorable2669,SelfDestructingSolverStorable313,SelfDestructingSolverStorable1337,SelfDestructingSolverStorable2668,SelfDestructingSolverStorable314,SelfDestructingSolverStorable1336,SelfDestructingSolverStorable2667,SelfDestructingSolverStorable315,SelfDestructingSolverStorable1335,SelfDestructingSolverStorable2666,SelfDestructingSolverStorable316,SelfDestructingSolverStorable1334,SelfDestructingSolverStorable2665,SelfDestructingSolverStorable1333,SelfDestructingSolverStorable2664,SelfDestructingSolverStorable310,SelfDestructingSolverStorable1332,SelfDestructingSolverStorable2663,SelfDestructingSolverStorable311,SelfDestructingSolverStorable1331,SelfDestructingSolverStorable2662,SelfDestructingSolverStorable312,SelfDestructingSolverStorable1330,SelfDestructingSolverStorable2661,SelfDestructingSolverStorable1309,SelfDestructingSolverStorable1308,SelfDestructingSolverStorable2639,SelfDestructingSolverStorable1307,SelfDestructingSolverStorable2638,SelfDestructingSolverStorable1306,SelfDestructingSolverStorable2637,SelfDestructingSolverStorable1305,SelfDestructingSolverStorable2636,SelfDestructingSolverStorable1304,SelfDestructingSolverStorable2635,SelfDestructingSolverStorable1303,SelfDestructingSolverStorable2634,SelfDestructingSolverStorable1302,SelfDestructingSolverStorable2633,SelfDestructingSolverStorable1301,SelfDestructingSolverStorable2632,SelfDestructingSolverStorable1300,SelfDestructingSolverStorable2631,SelfDestructingSolverStorable2630,SelfDestructingSolverStorable1319,SelfDestructingSolverStorable1318,SelfDestructingSolverStorable2649,SelfDestructingSolverStorable1317,SelfDestructingSolverStorable2648,SelfDestructingSolverStorable1316,SelfDestructingSolverStorable2647,SelfDestructingSolverStorable1315,SelfDestructingSolverStorable2646,SelfDestructingSolverStorable1314,SelfDestructingSolverStorable2645,SelfDestructingSolverStorable1313,SelfDestructingSolverStorable2644,SelfDestructingSolverStorable1312,SelfDestructingSolverStorable2643,SelfDestructingSolverStorable1311,SelfDestructingSolverStorable2642,SelfDestructingSolverStorable1310,SelfDestructingSolverStorable2641,SelfDestructingSolverStorable2640,SelfDestructingSolverStorable2619,SelfDestructingSolverStorable2618,SelfDestructingSolverStorable2617,SelfDestructingSolverStorable2616,SelfDestructingSolverStorable2615,SelfDestructingSolverStorable2614,SelfDestructingSolverStorable2613,SelfDestructingSolverStorable2612,SelfDestructingSolverStorable2611,SelfDestructingSolverStorable2610,SelfDestructingSolverStorable2629,SelfDestructingSolverStorable2628,SelfDestructingSolverStorable2627,SelfDestructingSolverStorable2626,SelfDestructingSolverStorable2625,SelfDestructingSolverStorable2624,SelfDestructingSolverStorable2623,SelfDestructingSolverStorable2622,SelfDestructingSolverStorable2621,SelfDestructingSolverStorable2620,SelfDestructingSolverStorable2609,SelfDestructingSolverStorable2608,SelfDestructingSolverStorable2607,SelfDestructingSolverStorable2606,SelfDestructingSolverStorable2605,SelfDestructingSolverStorable2604,SelfDestructingSolverStorable2603,SelfDestructingSolverStorable2602,SelfDestructingSolverStorable2601,SelfDestructingSolverStorable2600,SelfDestructingSolverStorable3189,SelfDestructingSolverStorable3180,SelfDestructingSolverStorable3181,SelfDestructingSolverStorable3182,SelfDestructingSolverStorable3183,SelfDestructingSolverStorable3184,SelfDestructingSolverStorable3185,SelfDestructingSolverStorable3186,SelfDestructingSolverStorable3187,SelfDestructingSolverStorable3188,SelfDestructingSolverStorable3190,SelfDestructingSolverStorable3191,SelfDestructingSolverStorable3192,SelfDestructingSolverStorable3193,SelfDestructingSolverStorable3194,SelfDestructingSolverStorable3195,SelfDestructingSolverStorable3196,SelfDestructingSolverStorable3197,SelfDestructingSolverStorable3198,SelfDestructingSolverStorable3199,SelfDestructingSolverStorable3167,SelfDestructingSolverStorable3168,SelfDestructingSolverStorable3169,SelfDestructingSolverStorable3160,SelfDestructingSolverStorable3161,SelfDestructingSolverStorable3162,SelfDestructingSolverStorable3163,SelfDestructingSolverStorable3164,SelfDestructingSolverStorable3165,SelfDestructingSolverStorable3166,SelfDestructingSolverStorable3178,SelfDestructingSolverStorable3179,SelfDestructingSolverStorable3170,SelfDestructingSolverStorable3171,SelfDestructingSolverStorable3172,SelfDestructingSolverStorable3173,SelfDestructingSolverStorable3174,SelfDestructingSolverStorable3175,SelfDestructingSolverStorable3176,SelfDestructingSolverStorable3177,SelfDestructingSolverStorable3145,SelfDestructingSolverStorable3146,SelfDestructingSolverStorable3147,SelfDestructingSolverStorable3148,SelfDestructingSolverStorable3149,SelfDestructingSolverStorable3140,SelfDestructingSolverStorable3141,SelfDestructingSolverStorable3142,SelfDestructingSolverStorable3143,SelfDestructingSolverStorable3144,SelfDestructingSolverStorable3156,SelfDestructingSolverStorable3157,SelfDestructingSolverStorable3158,SelfDestructingSolverStorable3159,SelfDestructingSolverStorable3150,SelfDestructingSolverStorable3151,SelfDestructingSolverStorable3152,SelfDestructingSolverStorable3153,SelfDestructingSolverStorable3154,SelfDestructingSolverStorable3155,SelfDestructingSolverStorable393,SelfDestructingSolverStorable3123,SelfDestructingSolverStorable394,SelfDestructingSolverStorable3124,SelfDestructingSolverStorable395,SelfDestructingSolverStorable3125,SelfDestructingSolverStorable396,SelfDestructingSolverStorable3126,SelfDestructingSolverStorable3127,SelfDestructingSolverStorable390,SelfDestructingSolverStorable3128,SelfDestructingSolverStorable391,SelfDestructingSolverStorable3129,SelfDestructingSolverStorable392,SelfDestructingSolverStorable4,SelfDestructingSolverStorable3,SelfDestructingSolverStorable2,SelfDestructingSolverStorable1,SelfDestructingSolverStorable8,SelfDestructingSolverStorable7,SelfDestructingSolverStorable6,SelfDestructingSolverStorable5,SelfDestructingSolverStorable9,SelfDestructingSolverStorable386,SelfDestructingSolverStorable387,SelfDestructingSolverStorable3120,SelfDestructingSolverStorable388,SelfDestructingSolverStorable3121,SelfDestructingSolverStorable389,SelfDestructingSolverStorable3122,SelfDestructingSolverStorable382,SelfDestructingSolverStorable3134,SelfDestructingSolverStorable383,SelfDestructingSolverStorable3135,SelfDestructingSolverStorable384,SelfDestructingSolverStorable3136,SelfDestructingSolverStorable385,SelfDestructingSolverStorable3137,SelfDestructingSolverStorable3138,SelfDestructingSolverStorable3139,SelfDestructingSolverStorable380,SelfDestructingSolverStorable381,SelfDestructingSolverStorable0,SelfDestructingSolverStorable379,SelfDestructingSolverStorable375,SelfDestructingSolverStorable3130,SelfDestructingSolverStorable376,SelfDestructingSolverStorable3131,SelfDestructingSolverStorable377,SelfDestructingSolverStorable3132,SelfDestructingSolverStorable378,SelfDestructingSolverStorable3133,SelfDestructingSolverStorable3101,SelfDestructingSolverStorable3102,SelfDestructingSolverStorable3103,SelfDestructingSolverStorable3104,SelfDestructingSolverStorable3105,SelfDestructingSolverStorable3106,SelfDestructingSolverStorable3107,SelfDestructingSolverStorable3108,SelfDestructingSolverStorable3109,SelfDestructingSolverStorable3100,SelfDestructingSolverStorable3112,SelfDestructingSolverStorable3113,SelfDestructingSolverStorable3114,SelfDestructingSolverStorable3115,SelfDestructingSolverStorable3116,SelfDestructingSolverStorable3117,SelfDestructingSolverStorable3118,SelfDestructingSolverStorable3119,SelfDestructingSolverStorable397,SelfDestructingSolverStorable398,SelfDestructingSolverStorable399,SelfDestructingSolverStorable3110,SelfDestructingSolverStorable3111,SelfDestructingSolverStorable1384,SelfDestructingSolverStorable350,SelfDestructingSolverStorable1383,SelfDestructingSolverStorable351,SelfDestructingSolverStorable1382,SelfDestructingSolverStorable352,SelfDestructingSolverStorable1381,SelfDestructingSolverStorable1380,SelfDestructingSolverStorable346,SelfDestructingSolverStorable347,SelfDestructingSolverStorable348,SelfDestructingSolverStorable349,SelfDestructingSolverStorable1389,SelfDestructingSolverStorable342,SelfDestructingSolverStorable1388,SelfDestructingSolverStorable343,SelfDestructingSolverStorable1387,SelfDestructingSolverStorable344,SelfDestructingSolverStorable1386,SelfDestructingSolverStorable345,SelfDestructingSolverStorable1385,SelfDestructingSolverStorable1395,SelfDestructingSolverStorable1394,SelfDestructingSolverStorable340,SelfDestructingSolverStorable1393,SelfDestructingSolverStorable341,SelfDestructingSolverStorable1392,SelfDestructingSolverStorable1391,SelfDestructingSolverStorable1390,SelfDestructingSolverStorable339,SelfDestructingSolverStorable335,SelfDestructingSolverStorable336,SelfDestructingSolverStorable337,SelfDestructingSolverStorable338,SelfDestructingSolverStorable331,SelfDestructingSolverStorable1399,SelfDestructingSolverStorable332,SelfDestructingSolverStorable1398,SelfDestructingSolverStorable333,SelfDestructingSolverStorable1397,SelfDestructingSolverStorable334,SelfDestructingSolverStorable1396,SelfDestructingSolverStorable371,SelfDestructingSolverStorable1362,SelfDestructingSolverStorable2693,SelfDestructingSolverStorable372,SelfDestructingSolverStorable1361,SelfDestructingSolverStorable2692,SelfDestructingSolverStorable373,SelfDestructingSolverStorable1360,SelfDestructingSolverStorable2691,SelfDestructingSolverStorable374,SelfDestructingSolverStorable2690,SelfDestructingSolverStorable370,SelfDestructingSolverStorable368,SelfDestructingSolverStorable369,SelfDestructingSolverStorable1369,SelfDestructingSolverStorable1368,SelfDestructingSolverStorable2699,SelfDestructingSolverStorable1367,SelfDestructingSolverStorable2698,SelfDestructingSolverStorable364,SelfDestructingSolverStorable1366,SelfDestructingSolverStorable2697,SelfDestructingSolverStorable365,SelfDestructingSolverStorable1365,SelfDestructingSolverStorable2696,SelfDestructingSolverStorable366,SelfDestructingSolverStorable1364,SelfDestructingSolverStorable2695,SelfDestructingSolverStorable367,SelfDestructingSolverStorable1363,SelfDestructingSolverStorable2694,SelfDestructingSolverStorable360,SelfDestructingSolverStorable1373,SelfDestructingSolverStorable361,SelfDestructingSolverStorable1372,SelfDestructingSolverStorable362,SelfDestructingSolverStorable1371,SelfDestructingSolverStorable363,SelfDestructingSolverStorable1370,SelfDestructingSolverStorable357,SelfDestructingSolverStorable358,SelfDestructingSolverStorable359,SelfDestructingSolverStorable1379,SelfDestructingSolverStorable1378,SelfDestructingSolverStorable353,SelfDestructingSolverStorable1377,SelfDestructingSolverStorable354,SelfDestructingSolverStorable1376,SelfDestructingSolverStorable355,SelfDestructingSolverStorable1375,SelfDestructingSolverStorable356,SelfDestructingSolverStorable1374,SelfDestructingSolverStorable1461,SelfDestructingSolverStorable2792,SelfDestructingSolverStorable1460,SelfDestructingSolverStorable2791,SelfDestructingSolverStorable2790,SelfDestructingSolverStorable1469,SelfDestructingSolverStorable1468,SelfDestructingSolverStorable2799,SelfDestructingSolverStorable1467,SelfDestructingSolverStorable2798,SelfDestructingSolverStorable1466,SelfDestructingSolverStorable2797,SelfDestructingSolverStorable1465,SelfDestructingSolverStorable2796,SelfDestructingSolverStorable1464,SelfDestructingSolverStorable2795,SelfDestructingSolverStorable1463,SelfDestructingSolverStorable2794,SelfDestructingSolverStorable1462,SelfDestructingSolverStorable2793,SelfDestructingSolverStorable1472,SelfDestructingSolverStorable1471,SelfDestructingSolverStorable1470,SelfDestructingSolverStorable1479,SelfDestructingSolverStorable1478,SelfDestructingSolverStorable1477,SelfDestructingSolverStorable1476,SelfDestructingSolverStorable1475,SelfDestructingSolverStorable1474,SelfDestructingSolverStorable1473,SelfDestructingSolverStorable2770,SelfDestructingSolverStorable207,SelfDestructingSolverStorable208,SelfDestructingSolverStorable209,SelfDestructingSolverStorable1449,SelfDestructingSolverStorable1448,SelfDestructingSolverStorable2779,SelfDestructingSolverStorable203,SelfDestructingSolverStorable1447,SelfDestructingSolverStorable2778,SelfDestructingSolverStorable204,SelfDestructingSolverStorable1446,SelfDestructingSolverStorable2777,SelfDestructingSolverStorable205,SelfDestructingSolverStorable1445,SelfDestructingSolverStorable2776,SelfDestructingSolverStorable206,SelfDestructingSolverStorable1444,SelfDestructingSolverStorable2775,SelfDestructingSolverStorable1443,SelfDestructingSolverStorable2774,SelfDestructingSolverStorable200,SelfDestructingSolverStorable1442,SelfDestructingSolverStorable2773,SelfDestructingSolverStorable201,SelfDestructingSolverStorable1441,SelfDestructingSolverStorable2772,SelfDestructingSolverStorable202,SelfDestructingSolverStorable1440,SelfDestructingSolverStorable2771,SelfDestructingSolverStorable1450,SelfDestructingSolverStorable2781,SelfDestructingSolverStorable2780,SelfDestructingSolverStorable1459,SelfDestructingSolverStorable1458,SelfDestructingSolverStorable2789,SelfDestructingSolverStorable1457,SelfDestructingSolverStorable2788,SelfDestructingSolverStorable1456,SelfDestructingSolverStorable2787,SelfDestructingSolverStorable1455,SelfDestructingSolverStorable2786,SelfDestructingSolverStorable1454,SelfDestructingSolverStorable2785,SelfDestructingSolverStorable1453,SelfDestructingSolverStorable2784,SelfDestructingSolverStorable1452,SelfDestructingSolverStorable2783,SelfDestructingSolverStorable1451,SelfDestructingSolverStorable2782,SelfDestructingSolverStorable1429,SelfDestructingSolverStorable1428,SelfDestructingSolverStorable2759,SelfDestructingSolverStorable1427,SelfDestructingSolverStorable2758,SelfDestructingSolverStorable1426,SelfDestructingSolverStorable2757,SelfDestructingSolverStorable1425,SelfDestructingSolverStorable2756,SelfDestructingSolverStorable1424,SelfDestructingSolverStorable2755,SelfDestructingSolverStorable1423,SelfDestructingSolverStorable2754,SelfDestructingSolverStorable1422,SelfDestructingSolverStorable2753,SelfDestructingSolverStorable1421,SelfDestructingSolverStorable2752,SelfDestructingSolverStorable1420,SelfDestructingSolverStorable2751,SelfDestructingSolverStorable2750,SelfDestructingSolverStorable1439,SelfDestructingSolverStorable1438,SelfDestructingSolverStorable2769,SelfDestructingSolverStorable1437,SelfDestructingSolverStorable2768,SelfDestructingSolverStorable1436,SelfDestructingSolverStorable2767,SelfDestructingSolverStorable1435,SelfDestructingSolverStorable2766,SelfDestructingSolverStorable1434,SelfDestructingSolverStorable2765,SelfDestructingSolverStorable1433,SelfDestructingSolverStorable2764,SelfDestructingSolverStorable1432,SelfDestructingSolverStorable2763,SelfDestructingSolverStorable1431,SelfDestructingSolverStorable2762,SelfDestructingSolverStorable1430,SelfDestructingSolverStorable2761,SelfDestructingSolverStorable2760,SelfDestructingSolverStorable1409,SelfDestructingSolverStorable1408,SelfDestructingSolverStorable2739,SelfDestructingSolverStorable1407,SelfDestructingSolverStorable2738,SelfDestructingSolverStorable1406,SelfDestructingSolverStorable2737,SelfDestructingSolverStorable1405,SelfDestructingSolverStorable2736,SelfDestructingSolverStorable1404,SelfDestructingSolverStorable2735,SelfDestructingSolverStorable1403,SelfDestructingSolverStorable2734,SelfDestructingSolverStorable1402,SelfDestructingSolverStorable2733,SelfDestructingSolverStorable1401,SelfDestructingSolverStorable2732,SelfDestructingSolverStorable1400,SelfDestructingSolverStorable2731,SelfDestructingSolverStorable2730,SelfDestructingSolverStorable1419,SelfDestructingSolverStorable1418,SelfDestructingSolverStorable2749,SelfDestructingSolverStorable1417,SelfDestructingSolverStorable2748,SelfDestructingSolverStorable1416,SelfDestructingSolverStorable2747,SelfDestructingSolverStorable1415,SelfDestructingSolverStorable2746,SelfDestructingSolverStorable1414,SelfDestructingSolverStorable2745,SelfDestructingSolverStorable1413,SelfDestructingSolverStorable2744,SelfDestructingSolverStorable1412,SelfDestructingSolverStorable2743,SelfDestructingSolverStorable1411,SelfDestructingSolverStorable2742,SelfDestructingSolverStorable1410,SelfDestructingSolverStorable2741,SelfDestructingSolverStorable2740,SelfDestructingSolverStorable2719,SelfDestructingSolverStorable2718,SelfDestructingSolverStorable2717,SelfDestructingSolverStorable2716,SelfDestructingSolverStorable2715,SelfDestructingSolverStorable2714,SelfDestructingSolverStorable2713,SelfDestructingSolverStorable2712,SelfDestructingSolverStorable2711,SelfDestructingSolverStorable2710,SelfDestructingSolverStorable2729,SelfDestructingSolverStorable2728,SelfDestructingSolverStorable2727,SelfDestructingSolverStorable2726,SelfDestructingSolverStorable2725,SelfDestructingSolverStorable2724,SelfDestructingSolverStorable2723,SelfDestructingSolverStorable2722,SelfDestructingSolverStorable2721,SelfDestructingSolverStorable2720,SelfDestructingSolverStorable2709,SelfDestructingSolverStorable2708,SelfDestructingSolverStorable2707,SelfDestructingSolverStorable2706,SelfDestructingSolverStorable2705,SelfDestructingSolverStorable2704,SelfDestructingSolverStorable2703,SelfDestructingSolverStorable2702,SelfDestructingSolverStorable2701,SelfDestructingSolverStorable2700,SelfDestructingSolverStorable90,SelfDestructingSolverStorable91,SelfDestructingSolverStorable92,SelfDestructingSolverStorable93,SelfDestructingSolverStorable94,SelfDestructingSolverStorable95,SelfDestructingSolverStorable96,SelfDestructingSolverStorable97,SelfDestructingSolverStorable98,SelfDestructingSolverStorable99,SelfDestructingSolverStorable3288,SelfDestructingSolverStorable3289,SelfDestructingSolverStorable3280,SelfDestructingSolverStorable3281,SelfDestructingSolverStorable3282,SelfDestructingSolverStorable3283,SelfDestructingSolverStorable3284,SelfDestructingSolverStorable3285,SelfDestructingSolverStorable3286,SelfDestructingSolverStorable3287,SelfDestructingSolverStorable3299,SelfDestructingSolverStorable3290,SelfDestructingSolverStorable3291,SelfDestructingSolverStorable3292,SelfDestructingSolverStorable3293,SelfDestructingSolverStorable3294,SelfDestructingSolverStorable298,SelfDestructingSolverStorable3295,SelfDestructingSolverStorable299,SelfDestructingSolverStorable3296,SelfDestructingSolverStorable3297,SelfDestructingSolverStorable3298,SelfDestructingSolverStorable3266,SelfDestructingSolverStorable3267,SelfDestructingSolverStorable3268,SelfDestructingSolverStorable3269,SelfDestructingSolverStorable3260,SelfDestructingSolverStorable3261,SelfDestructingSolverStorable3262,SelfDestructingSolverStorable3263,SelfDestructingSolverStorable3264,SelfDestructingSolverStorable3265,SelfDestructingSolverStorable3277,SelfDestructingSolverStorable3278,SelfDestructingSolverStorable3279,SelfDestructingSolverStorable3270,SelfDestructingSolverStorable3271,SelfDestructingSolverStorable3272,SelfDestructingSolverStorable3273,SelfDestructingSolverStorable3274,SelfDestructingSolverStorable3275,SelfDestructingSolverStorable3276,SelfDestructingSolverStorable272,SelfDestructingSolverStorable3244,SelfDestructingSolverStorable273,SelfDestructingSolverStorable3245,SelfDestructingSolverStorable274,SelfDestructingSolverStorable3246,SelfDestructingSolverStorable275,SelfDestructingSolverStorable3247,SelfDestructingSolverStorable3248,SelfDestructingSolverStorable3249,SelfDestructingSolverStorable30,SelfDestructingSolverStorable270,SelfDestructingSolverStorable31,SelfDestructingSolverStorable271,SelfDestructingSolverStorable32,SelfDestructingSolverStorable269,SelfDestructingSolverStorable33,SelfDestructingSolverStorable34,SelfDestructingSolverStorable35,SelfDestructingSolverStorable36,SelfDestructingSolverStorable265,SelfDestructingSolverStorable3240,SelfDestructingSolverStorable37,SelfDestructingSolverStorable266,SelfDestructingSolverStorable3241,SelfDestructingSolverStorable38,SelfDestructingSolverStorable267,SelfDestructingSolverStorable3242,SelfDestructingSolverStorable39,SelfDestructingSolverStorable268,SelfDestructingSolverStorable3243,SelfDestructingSolverStorable261,SelfDestructingSolverStorable3255,SelfDestructingSolverStorable262,SelfDestructingSolverStorable3256,SelfDestructingSolverStorable263,SelfDestructingSolverStorable3257,SelfDestructingSolverStorable264,SelfDestructingSolverStorable3258,SelfDestructingSolverStorable3259,SelfDestructingSolverStorable40,SelfDestructingSolverStorable41,SelfDestructingSolverStorable42,SelfDestructingSolverStorable260,SelfDestructingSolverStorable43,SelfDestructingSolverStorable258,SelfDestructingSolverStorable44,SelfDestructingSolverStorable259,SelfDestructingSolverStorable45,SelfDestructingSolverStorable46,SelfDestructingSolverStorable3250,SelfDestructingSolverStorable47,SelfDestructingSolverStorable254,SelfDestructingSolverStorable3251,SelfDestructingSolverStorable48,SelfDestructingSolverStorable255,SelfDestructingSolverStorable3252,SelfDestructingSolverStorable49,SelfDestructingSolverStorable256,SelfDestructingSolverStorable3253,SelfDestructingSolverStorable257,SelfDestructingSolverStorable3254,SelfDestructingSolverStorable294,SelfDestructingSolverStorable3222,SelfDestructingSolverStorable295,SelfDestructingSolverStorable3223,SelfDestructingSolverStorable296,SelfDestructingSolverStorable3224,SelfDestructingSolverStorable297,SelfDestructingSolverStorable3225,SelfDestructingSolverStorable290,SelfDestructingSolverStorable3226,SelfDestructingSolverStorable291,SelfDestructingSolverStorable3227,SelfDestructingSolverStorable292,SelfDestructingSolverStorable3228,SelfDestructingSolverStorable293,SelfDestructingSolverStorable3229,SelfDestructingSolverStorable18,SelfDestructingSolverStorable19,SelfDestructingSolverStorable10,SelfDestructingSolverStorable11,SelfDestructingSolverStorable12,SelfDestructingSolverStorable13,SelfDestructingSolverStorable14,SelfDestructingSolverStorable287,SelfDestructingSolverStorable15,SelfDestructingSolverStorable288,SelfDestructingSolverStorable16,SelfDestructingSolverStorable289,SelfDestructingSolverStorable3220,SelfDestructingSolverStorable17,SelfDestructingSolverStorable3221,SelfDestructingSolverStorable283,SelfDestructingSolverStorable3233,SelfDestructingSolverStorable284,SelfDestructingSolverStorable3234,SelfDestructingSolverStorable285,SelfDestructingSolverStorable3235,SelfDestructingSolverStorable286,SelfDestructingSolverStorable3236,SelfDestructingSolverStorable3237,SelfDestructingSolverStorable280,SelfDestructingSolverStorable3238,SelfDestructingSolverStorable281,SelfDestructingSolverStorable3239,SelfDestructingSolverStorable20,SelfDestructingSolverStorable282,SelfDestructingSolverStorable29,SelfDestructingSolverStorable21,SelfDestructingSolverStorable22,SelfDestructingSolverStorable23,SelfDestructingSolverStorable24,SelfDestructingSolverStorable25,SelfDestructingSolverStorable276,SelfDestructingSolverStorable26,SelfDestructingSolverStorable277,SelfDestructingSolverStorable3230,SelfDestructingSolverStorable27,SelfDestructingSolverStorable278,SelfDestructingSolverStorable3231,SelfDestructingSolverStorable28,SelfDestructingSolverStorable279,SelfDestructingSolverStorable3232,SelfDestructingSolverStorable3200,SelfDestructingSolverStorable3201,SelfDestructingSolverStorable70,SelfDestructingSolverStorable230,SelfDestructingSolverStorable3202,SelfDestructingSolverStorable71,SelfDestructingSolverStorable231,SelfDestructingSolverStorable3203,SelfDestructingSolverStorable72,SelfDestructingSolverStorable3204,SelfDestructingSolverStorable73,SelfDestructingSolverStorable3205,SelfDestructingSolverStorable74,SelfDestructingSolverStorable3206,SelfDestructingSolverStorable75,SelfDestructingSolverStorable3207,SelfDestructingSolverStorable3208,SelfDestructingSolverStorable3209,SelfDestructingSolverStorable229,SelfDestructingSolverStorable76,SelfDestructingSolverStorable225,SelfDestructingSolverStorable77,SelfDestructingSolverStorable226,SelfDestructingSolverStorable78,SelfDestructingSolverStorable227,SelfDestructingSolverStorable79,SelfDestructingSolverStorable228,SelfDestructingSolverStorable221,SelfDestructingSolverStorable222,SelfDestructingSolverStorable223,SelfDestructingSolverStorable224,SelfDestructingSolverStorable3211,SelfDestructingSolverStorable80,SelfDestructingSolverStorable3212,SelfDestructingSolverStorable81,SelfDestructingSolverStorable3213,SelfDestructingSolverStorable82,SelfDestructingSolverStorable220,SelfDestructingSolverStorable3214,SelfDestructingSolverStorable83,SelfDestructingSolverStorable3215,SelfDestructingSolverStorable84,SelfDestructingSolverStorable3216,SelfDestructingSolverStorable85,SelfDestructingSolverStorable3217,SelfDestructingSolverStorable86,SelfDestructingSolverStorable3218,SelfDestructingSolverStorable3219,SelfDestructingSolverStorable218,SelfDestructingSolverStorable219,SelfDestructingSolverStorable87,SelfDestructingSolverStorable214,SelfDestructingSolverStorable88,SelfDestructingSolverStorable215,SelfDestructingSolverStorable89,SelfDestructingSolverStorable216,SelfDestructingSolverStorable217,SelfDestructingSolverStorable210,SelfDestructingSolverStorable211,SelfDestructingSolverStorable212,SelfDestructingSolverStorable213,SelfDestructingSolverStorable3210,SelfDestructingSolverStorable250,SelfDestructingSolverStorable1483,SelfDestructingSolverStorable251,SelfDestructingSolverStorable1482,SelfDestructingSolverStorable252,SelfDestructingSolverStorable1481,SelfDestructingSolverStorable253,SelfDestructingSolverStorable1480,SelfDestructingSolverStorable50,SelfDestructingSolverStorable51,SelfDestructingSolverStorable52,SelfDestructingSolverStorable53,SelfDestructingSolverStorable54,SelfDestructingSolverStorable247,SelfDestructingSolverStorable55,SelfDestructingSolverStorable248,SelfDestructingSolverStorable56,SelfDestructingSolverStorable249,SelfDestructingSolverStorable1489,SelfDestructingSolverStorable57,SelfDestructingSolverStorable1488,SelfDestructingSolverStorable58,SelfDestructingSolverStorable243,SelfDestructingSolverStorable1487,SelfDestructingSolverStorable59,SelfDestructingSolverStorable244,SelfDestructingSolverStorable1486,SelfDestructingSolverStorable245,SelfDestructingSolverStorable1485,SelfDestructingSolverStorable246,SelfDestructingSolverStorable1484,SelfDestructingSolverStorable1494,SelfDestructingSolverStorable240,SelfDestructingSolverStorable1493,SelfDestructingSolverStorable241,SelfDestructingSolverStorable1492,SelfDestructingSolverStorable60,SelfDestructingSolverStorable242,SelfDestructingSolverStorable1491,SelfDestructingSolverStorable61,SelfDestructingSolverStorable1490,SelfDestructingSolverStorable62,SelfDestructingSolverStorable63,SelfDestructingSolverStorable64,SelfDestructingSolverStorable65,SelfDestructingSolverStorable236,SelfDestructingSolverStorable66,SelfDestructingSolverStorable237,SelfDestructingSolverStorable67,SelfDestructingSolverStorable238,SelfDestructingSolverStorable68,SelfDestructingSolverStorable239,SelfDestructingSolverStorable1499,SelfDestructingSolverStorable69,SelfDestructingSolverStorable232,SelfDestructingSolverStorable1498,SelfDestructingSolverStorable233,SelfDestructingSolverStorable1497,SelfDestructingSolverStorable234,SelfDestructingSolverStorable1496,SelfDestructingSolverStorable235,SelfDestructingSolverStorable1495,SelfDestructingSolverStorable1582,SelfDestructingSolverStorable1581,SelfDestructingSolverStorable1580,SelfDestructingSolverStorable550,SelfDestructingSolverStorable548,SelfDestructingSolverStorable549,SelfDestructingSolverStorable544,SelfDestructingSolverStorable545,SelfDestructingSolverStorable1589,SelfDestructingSolverStorable546,SelfDestructingSolverStorable1588,SelfDestructingSolverStorable547,SelfDestructingSolverStorable1587,SelfDestructingSolverStorable540,SelfDestructingSolverStorable1586,SelfDestructingSolverStorable541,SelfDestructingSolverStorable1585,SelfDestructingSolverStorable542,SelfDestructingSolverStorable1584,SelfDestructingSolverStorable543,SelfDestructingSolverStorable1583,SelfDestructingSolverStorable1593,SelfDestructingSolverStorable1592,SelfDestructingSolverStorable1591,SelfDestructingSolverStorable1590,SelfDestructingSolverStorable537,SelfDestructingSolverStorable538,SelfDestructingSolverStorable539,SelfDestructingSolverStorable533,SelfDestructingSolverStorable534,SelfDestructingSolverStorable535,SelfDestructingSolverStorable1599,SelfDestructingSolverStorable536,SelfDestructingSolverStorable1598,SelfDestructingSolverStorable1597,SelfDestructingSolverStorable530,SelfDestructingSolverStorable1596,SelfDestructingSolverStorable531,SelfDestructingSolverStorable1595,SelfDestructingSolverStorable532,SelfDestructingSolverStorable1594,SelfDestructingSolverStorable1560,SelfDestructingSolverStorable2891,SelfDestructingSolverStorable570,SelfDestructingSolverStorable2890,SelfDestructingSolverStorable571,SelfDestructingSolverStorable572,SelfDestructingSolverStorable1569,SelfDestructingSolverStorable566,SelfDestructingSolverStorable1568,SelfDestructingSolverStorable2899,SelfDestructingSolverStorable567,SelfDestructingSolverStorable1567,SelfDestructingSolverStorable2898,SelfDestructingSolverStorable568,SelfDestructingSolverStorable1566,SelfDestructingSolverStorable2897,SelfDestructingSolverStorable569,SelfDestructingSolverStorable1565,SelfDestructingSolverStorable2896,SelfDestructingSolverStorable562,SelfDestructingSolverStorable1564,SelfDestructingSolverStorable2895,SelfDestructingSolverStorable563,SelfDestructingSolverStorable1563,SelfDestructingSolverStorable2894,SelfDestructingSolverStorable564,SelfDestructingSolverStorable1562,SelfDestructingSolverStorable2893,SelfDestructingSolverStorable565,SelfDestructingSolverStorable1561,SelfDestructingSolverStorable2892,SelfDestructingSolverStorable1571,SelfDestructingSolverStorable1570,SelfDestructingSolverStorable560,SelfDestructingSolverStorable561,SelfDestructingSolverStorable559,SelfDestructingSolverStorable555,SelfDestructingSolverStorable1579,SelfDestructingSolverStorable556,SelfDestructingSolverStorable1578,SelfDestructingSolverStorable557,SelfDestructingSolverStorable1577,SelfDestructingSolverStorable558,SelfDestructingSolverStorable1576,SelfDestructingSolverStorable551,SelfDestructingSolverStorable1575,SelfDestructingSolverStorable552,SelfDestructingSolverStorable1574,SelfDestructingSolverStorable553,SelfDestructingSolverStorable1573,SelfDestructingSolverStorable554,SelfDestructingSolverStorable1572,SelfDestructingSolverStorable508,SelfDestructingSolverStorable509,SelfDestructingSolverStorable504,SelfDestructingSolverStorable505,SelfDestructingSolverStorable1549,SelfDestructingSolverStorable506,SelfDestructingSolverStorable1548,SelfDestructingSolverStorable2879,SelfDestructingSolverStorable507,SelfDestructingSolverStorable1547,SelfDestructingSolverStorable2878,SelfDestructingSolverStorable500,SelfDestructingSolverStorable1546,SelfDestructingSolverStorable2877,SelfDestructingSolverStorable501,SelfDestructingSolverStorable1545,SelfDestructingSolverStorable2876,SelfDestructingSolverStorable502,SelfDestructingSolverStorable1544,SelfDestructingSolverStorable2875,SelfDestructingSolverStorable503,SelfDestructingSolverStorable1543,SelfDestructingSolverStorable2874,SelfDestructingSolverStorable1542,SelfDestructingSolverStorable2873,SelfDestructingSolverStorable1541,SelfDestructingSolverStorable2872,SelfDestructingSolverStorable1540,SelfDestructingSolverStorable2871,SelfDestructingSolverStorable2870,SelfDestructingSolverStorable2880,SelfDestructingSolverStorable1559,SelfDestructingSolverStorable1558,SelfDestructingSolverStorable2889,SelfDestructingSolverStorable1557,SelfDestructingSolverStorable2888,SelfDestructingSolverStorable1556,SelfDestructingSolverStorable2887,SelfDestructingSolverStorable1555,SelfDestructingSolverStorable2886,SelfDestructingSolverStorable1554,SelfDestructingSolverStorable2885,SelfDestructingSolverStorable1553,SelfDestructingSolverStorable2884,SelfDestructingSolverStorable1552,SelfDestructingSolverStorable2883,SelfDestructingSolverStorable1551,SelfDestructingSolverStorable2882,SelfDestructingSolverStorable1550,SelfDestructingSolverStorable2881,SelfDestructingSolverStorable1529,SelfDestructingSolverStorable526,SelfDestructingSolverStorable1528,SelfDestructingSolverStorable2859,SelfDestructingSolverStorable527,SelfDestructingSolverStorable1527,SelfDestructingSolverStorable2858,SelfDestructingSolverStorable528,SelfDestructingSolverStorable1526,SelfDestructingSolverStorable2857,SelfDestructingSolverStorable529,SelfDestructingSolverStorable1525,SelfDestructingSolverStorable2856,SelfDestructingSolverStorable522,SelfDestructingSolverStorable1524,SelfDestructingSolverStorable2855,SelfDestructingSolverStorable523,SelfDestructingSolverStorable1523,SelfDestructingSolverStorable2854,SelfDestructingSolverStorable524,SelfDestructingSolverStorable1522,SelfDestructingSolverStorable2853,SelfDestructingSolverStorable525,SelfDestructingSolverStorable1521,SelfDestructingSolverStorable2852,SelfDestructingSolverStorable1520,SelfDestructingSolverStorable2851,SelfDestructingSolverStorable2850,SelfDestructingSolverStorable520,SelfDestructingSolverStorable521,SelfDestructingSolverStorable519,SelfDestructingSolverStorable515,SelfDestructingSolverStorable1539,SelfDestructingSolverStorable516,SelfDestructingSolverStorable1538,SelfDestructingSolverStorable2869,SelfDestructingSolverStorable517,SelfDestructingSolverStorable1537,SelfDestructingSolverStorable2868,SelfDestructingSolverStorable518,SelfDestructingSolverStorable1536,SelfDestructingSolverStorable2867,SelfDestructingSolverStorable511,SelfDestructingSolverStorable1535,SelfDestructingSolverStorable2866,SelfDestructingSolverStorable512,SelfDestructingSolverStorable1534,SelfDestructingSolverStorable2865,SelfDestructingSolverStorable513,SelfDestructingSolverStorable1533,SelfDestructingSolverStorable2864,SelfDestructingSolverStorable514,SelfDestructingSolverStorable1532,SelfDestructingSolverStorable2863,SelfDestructingSolverStorable1531,SelfDestructingSolverStorable2862,SelfDestructingSolverStorable1530,SelfDestructingSolverStorable2861,SelfDestructingSolverStorable2860,SelfDestructingSolverStorable510,SelfDestructingSolverStorable1509,SelfDestructingSolverStorable1508,SelfDestructingSolverStorable2839,SelfDestructingSolverStorable1507,SelfDestructingSolverStorable2838,SelfDestructingSolverStorable1506,SelfDestructingSolverStorable2837,SelfDestructingSolverStorable1505,SelfDestructingSolverStorable2836,SelfDestructingSolverStorable1504,SelfDestructingSolverStorable2835,SelfDestructingSolverStorable1503,SelfDestructingSolverStorable2834,SelfDestructingSolverStorable1502,SelfDestructingSolverStorable2833,SelfDestructingSolverStorable1501,SelfDestructingSolverStorable2832,SelfDestructingSolverStorable1500,SelfDestructingSolverStorable2831,SelfDestructingSolverStorable2830,SelfDestructingSolverStorable1519,SelfDestructingSolverStorable1518,SelfDestructingSolverStorable2849,SelfDestructingSolverStorable1517,SelfDestructingSolverStorable2848,SelfDestructingSolverStorable1516,SelfDestructingSolverStorable2847,SelfDestructingSolverStorable1515,SelfDestructingSolverStorable2846,SelfDestructingSolverStorable1514,SelfDestructingSolverStorable2845,SelfDestructingSolverStorable1513,SelfDestructingSolverStorable2844,SelfDestructingSolverStorable1512,SelfDestructingSolverStorable2843,SelfDestructingSolverStorable1511,SelfDestructingSolverStorable2842,SelfDestructingSolverStorable1510,SelfDestructingSolverStorable2841,SelfDestructingSolverStorable2840,SelfDestructingSolverStorable2809,SelfDestructingSolverStorable2819,SelfDestructingSolverStorable2818,SelfDestructingSolverStorable2817,SelfDestructingSolverStorable2816,SelfDestructingSolverStorable2815,SelfDestructingSolverStorable2814,SelfDestructingSolverStorable2813,SelfDestructingSolverStorable2812,SelfDestructingSolverStorable2811,SelfDestructingSolverStorable2810,SelfDestructingSolverStorable2829,SelfDestructingSolverStorable2828,SelfDestructingSolverStorable2827,SelfDestructingSolverStorable2826,SelfDestructingSolverStorable2825,SelfDestructingSolverStorable2824,SelfDestructingSolverStorable2823,SelfDestructingSolverStorable2822,SelfDestructingSolverStorable2821,SelfDestructingSolverStorable2820,SelfDestructingSolverStorable2808,SelfDestructingSolverStorable2807,SelfDestructingSolverStorable2806,SelfDestructingSolverStorable2805,SelfDestructingSolverStorable2804,SelfDestructingSolverStorable2803,SelfDestructingSolverStorable2802,SelfDestructingSolverStorable2801,SelfDestructingSolverStorable2800,SelfDestructingSolverStorable2099,SelfDestructingSolverStorable2098,SelfDestructingSolverStorable2097,SelfDestructingSolverStorable2096,SelfDestructingSolverStorable2095,SelfDestructingSolverStorable2094,SelfDestructingSolverStorable2093,SelfDestructingSolverStorable2092,SelfDestructingSolverStorable2091,SelfDestructingSolverStorable2090,SelfDestructingSolverStorable2077,SelfDestructingSolverStorable2076,SelfDestructingSolverStorable2075,SelfDestructingSolverStorable2074,SelfDestructingSolverStorable2073,SelfDestructingSolverStorable2072,SelfDestructingSolverStorable2071,SelfDestructingSolverStorable2070,SelfDestructingSolverStorable2079,SelfDestructingSolverStorable2078,SelfDestructingSolverStorable2088,SelfDestructingSolverStorable2087,SelfDestructingSolverStorable2086,SelfDestructingSolverStorable2085,SelfDestructingSolverStorable2084,SelfDestructingSolverStorable2083,SelfDestructingSolverStorable2082,SelfDestructingSolverStorable2081,SelfDestructingSolverStorable2080,SelfDestructingSolverStorable2089,SelfDestructingSolverStorable2055,SelfDestructingSolverStorable3387,SelfDestructingSolverStorable2054,SelfDestructingSolverStorable3388,SelfDestructingSolverStorable2053,SelfDestructingSolverStorable3389,SelfDestructingSolverStorable2052,SelfDestructingSolverStorable2051,SelfDestructingSolverStorable2050,SelfDestructingSolverStorable3380,SelfDestructingSolverStorable3381,SelfDestructingSolverStorable3382,SelfDestructingSolverStorable2059,SelfDestructingSolverStorable3383,SelfDestructingSolverStorable2058,SelfDestructingSolverStorable3384,SelfDestructingSolverStorable2057,SelfDestructingSolverStorable3385,SelfDestructingSolverStorable2056,SelfDestructingSolverStorable3386,SelfDestructingSolverStorable2066,SelfDestructingSolverStorable3398,SelfDestructingSolverStorable2065,SelfDestructingSolverStorable3399,SelfDestructingSolverStorable2064,SelfDestructingSolverStorable2063,SelfDestructingSolverStorable2062,SelfDestructingSolverStorable2061,SelfDestructingSolverStorable2060,SelfDestructingSolverStorable3390,SelfDestructingSolverStorable3391,SelfDestructingSolverStorable3392,SelfDestructingSolverStorable3393,SelfDestructingSolverStorable3394,SelfDestructingSolverStorable2069,SelfDestructingSolverStorable3395,SelfDestructingSolverStorable2068,SelfDestructingSolverStorable3396,SelfDestructingSolverStorable2067,SelfDestructingSolverStorable3397,SelfDestructingSolverStorable2033,SelfDestructingSolverStorable3365,SelfDestructingSolverStorable2032,SelfDestructingSolverStorable3366,SelfDestructingSolverStorable2031,SelfDestructingSolverStorable3367,SelfDestructingSolverStorable2030,SelfDestructingSolverStorable3368,SelfDestructingSolverStorable3369,SelfDestructingSolverStorable2039,SelfDestructingSolverStorable2038,SelfDestructingSolverStorable3360,SelfDestructingSolverStorable2037,SelfDestructingSolverStorable3361,SelfDestructingSolverStorable2036,SelfDestructingSolverStorable3362,SelfDestructingSolverStorable2035,SelfDestructingSolverStorable3363,SelfDestructingSolverStorable2034,SelfDestructingSolverStorable3364,SelfDestructingSolverStorable2044,SelfDestructingSolverStorable3376,SelfDestructingSolverStorable2043,SelfDestructingSolverStorable3377,SelfDestructingSolverStorable2042,SelfDestructingSolverStorable3378,SelfDestructingSolverStorable2041,SelfDestructingSolverStorable3379,SelfDestructingSolverStorable2040,SelfDestructingSolverStorable3370,SelfDestructingSolverStorable2049,SelfDestructingSolverStorable3371,SelfDestructingSolverStorable2048,SelfDestructingSolverStorable3372,SelfDestructingSolverStorable2047,SelfDestructingSolverStorable3373,SelfDestructingSolverStorable2046,SelfDestructingSolverStorable3374,SelfDestructingSolverStorable2045,SelfDestructingSolverStorable3375,SelfDestructingSolverStorable2011,SelfDestructingSolverStorable3343,SelfDestructingSolverStorable2010,SelfDestructingSolverStorable3344,SelfDestructingSolverStorable3345,SelfDestructingSolverStorable3346,SelfDestructingSolverStorable3347,SelfDestructingSolverStorable3348,SelfDestructingSolverStorable3349,SelfDestructingSolverStorable2019,SelfDestructingSolverStorable2018,SelfDestructingSolverStorable2017,SelfDestructingSolverStorable2016,SelfDestructingSolverStorable2015,SelfDestructingSolverStorable2014,SelfDestructingSolverStorable3340,SelfDestructingSolverStorable2013,SelfDestructingSolverStorable3341,SelfDestructingSolverStorable2012,SelfDestructingSolverStorable3342,SelfDestructingSolverStorable2022,SelfDestructingSolverStorable3354,SelfDestructingSolverStorable2021,SelfDestructingSolverStorable3355,SelfDestructingSolverStorable2020,SelfDestructingSolverStorable3356,SelfDestructingSolverStorable3357,SelfDestructingSolverStorable3358,SelfDestructingSolverStorable3359,SelfDestructingSolverStorable2029,SelfDestructingSolverStorable2028,SelfDestructingSolverStorable2027,SelfDestructingSolverStorable2026,SelfDestructingSolverStorable3350,SelfDestructingSolverStorable2025,SelfDestructingSolverStorable3351,SelfDestructingSolverStorable2024,SelfDestructingSolverStorable3352,SelfDestructingSolverStorable2023,SelfDestructingSolverStorable3353,SelfDestructingSolverStorable591,SelfDestructingSolverStorable3321,SelfDestructingSolverStorable592,SelfDestructingSolverStorable3322,SelfDestructingSolverStorable593,SelfDestructingSolverStorable3323,SelfDestructingSolverStorable594,SelfDestructingSolverStorable3324,SelfDestructingSolverStorable3325,SelfDestructingSolverStorable3326,SelfDestructingSolverStorable3327,SelfDestructingSolverStorable590,SelfDestructingSolverStorable3328,SelfDestructingSolverStorable3329,SelfDestructingSolverStorable588,SelfDestructingSolverStorable589,SelfDestructingSolverStorable584,SelfDestructingSolverStorable585,SelfDestructingSolverStorable586,SelfDestructingSolverStorable587,SelfDestructingSolverStorable3320,SelfDestructingSolverStorable580,SelfDestructingSolverStorable2000,SelfDestructingSolverStorable3332,SelfDestructingSolverStorable581,SelfDestructingSolverStorable3333,SelfDestructingSolverStorable582,SelfDestructingSolverStorable3334,SelfDestructingSolverStorable583,SelfDestructingSolverStorable3335,SelfDestructingSolverStorable3336,SelfDestructingSolverStorable3337,SelfDestructingSolverStorable3338,SelfDestructingSolverStorable3339,SelfDestructingSolverStorable2009,SelfDestructingSolverStorable577,SelfDestructingSolverStorable2008,SelfDestructingSolverStorable578,SelfDestructingSolverStorable2007,SelfDestructingSolverStorable579,SelfDestructingSolverStorable2006,SelfDestructingSolverStorable2005,SelfDestructingSolverStorable573,SelfDestructingSolverStorable2004,SelfDestructingSolverStorable574,SelfDestructingSolverStorable2003,SelfDestructingSolverStorable575,SelfDestructingSolverStorable2002,SelfDestructingSolverStorable3330,SelfDestructingSolverStorable576,SelfDestructingSolverStorable2001,SelfDestructingSolverStorable3331,SelfDestructingSolverStorable3300,SelfDestructingSolverStorable3301,SelfDestructingSolverStorable3302,SelfDestructingSolverStorable3303,SelfDestructingSolverStorable3304,SelfDestructingSolverStorable3305,SelfDestructingSolverStorable3306,SelfDestructingSolverStorable3307,SelfDestructingSolverStorable3308,SelfDestructingSolverStorable3309,SelfDestructingSolverStorable3310,SelfDestructingSolverStorable3311,SelfDestructingSolverStorable3312,SelfDestructingSolverStorable3313,SelfDestructingSolverStorable3314,SelfDestructingSolverStorable3315,SelfDestructingSolverStorable3316,SelfDestructingSolverStorable3317,SelfDestructingSolverStorable3318,SelfDestructingSolverStorable3319,SelfDestructingSolverStorable599,SelfDestructingSolverStorable595,SelfDestructingSolverStorable596,SelfDestructingSolverStorable597,SelfDestructingSolverStorable598,SelfDestructingSolverStorable3400,SelfDestructingSolverStorable3401,SelfDestructingSolverStorable3402,SelfDestructingSolverStorable3403,SelfDestructingSolverStorable3404,SelfDestructingSolverStorable3405,SelfDestructingSolverStorable3406,SelfDestructingSolverStorable3407,SelfDestructingSolverStorable3408,SelfDestructingSolverStorable3409,SelfDestructingSolverStorable427,SelfDestructingSolverStorable428,SelfDestructingSolverStorable429,SelfDestructingSolverStorable423,SelfDestructingSolverStorable424,SelfDestructingSolverStorable425,SelfDestructingSolverStorable426,SelfDestructingSolverStorable420,SelfDestructingSolverStorable421,SelfDestructingSolverStorable422,SelfDestructingSolverStorable3410,SelfDestructingSolverStorable3411,SelfDestructingSolverStorable3412,SelfDestructingSolverStorable3413,SelfDestructingSolverStorable3414,SelfDestructingSolverStorable3415,SelfDestructingSolverStorable3416,SelfDestructingSolverStorable3417,SelfDestructingSolverStorable3418,SelfDestructingSolverStorable3419,SelfDestructingSolverStorable416,SelfDestructingSolverStorable417,SelfDestructingSolverStorable418,SelfDestructingSolverStorable419,SelfDestructingSolverStorable412,SelfDestructingSolverStorable413,SelfDestructingSolverStorable414,SelfDestructingSolverStorable415,SelfDestructingSolverStorable410,SelfDestructingSolverStorable411,SelfDestructingSolverStorable1681,SelfDestructingSolverStorable1680,SelfDestructingSolverStorable450,SelfDestructingSolverStorable451,SelfDestructingSolverStorable449,SelfDestructingSolverStorable445,SelfDestructingSolverStorable1689,SelfDestructingSolverStorable446,SelfDestructingSolverStorable1688,SelfDestructingSolverStorable447,SelfDestructingSolverStorable1687,SelfDestructingSolverStorable448,SelfDestructingSolverStorable1686,SelfDestructingSolverStorable441,SelfDestructingSolverStorable1685,SelfDestructingSolverStorable442,SelfDestructingSolverStorable1684,SelfDestructingSolverStorable443,SelfDestructingSolverStorable1683,SelfDestructingSolverStorable444,SelfDestructingSolverStorable1682,SelfDestructingSolverStorable1692,SelfDestructingSolverStorable1691,SelfDestructingSolverStorable1690,SelfDestructingSolverStorable440,SelfDestructingSolverStorable438,SelfDestructingSolverStorable439,SelfDestructingSolverStorable434,SelfDestructingSolverStorable435,SelfDestructingSolverStorable1699,SelfDestructingSolverStorable436,SelfDestructingSolverStorable1698,SelfDestructingSolverStorable437,SelfDestructingSolverStorable1697,SelfDestructingSolverStorable430,SelfDestructingSolverStorable1696,SelfDestructingSolverStorable431,SelfDestructingSolverStorable1695,SelfDestructingSolverStorable432,SelfDestructingSolverStorable1694,SelfDestructingSolverStorable433,SelfDestructingSolverStorable1693,SelfDestructingSolverStorable2990,SelfDestructingSolverStorable1669,SelfDestructingSolverStorable1668,SelfDestructingSolverStorable2999,SelfDestructingSolverStorable1667,SelfDestructingSolverStorable2998,SelfDestructingSolverStorable1666,SelfDestructingSolverStorable2997,SelfDestructingSolverStorable1665,SelfDestructingSolverStorable2996,SelfDestructingSolverStorable1664,SelfDestructingSolverStorable2995,SelfDestructingSolverStorable1663,SelfDestructingSolverStorable2994,SelfDestructingSolverStorable1662,SelfDestructingSolverStorable2993,SelfDestructingSolverStorable1661,SelfDestructingSolverStorable2992,SelfDestructingSolverStorable1660,SelfDestructingSolverStorable2991,SelfDestructingSolverStorable1670,SelfDestructingSolverStorable1679,SelfDestructingSolverStorable1678,SelfDestructingSolverStorable1677,SelfDestructingSolverStorable1676,SelfDestructingSolverStorable1675,SelfDestructingSolverStorable1674,SelfDestructingSolverStorable1673,SelfDestructingSolverStorable1672,SelfDestructingSolverStorable1671,SelfDestructingSolverStorable409,SelfDestructingSolverStorable405,SelfDestructingSolverStorable1649,SelfDestructingSolverStorable406,SelfDestructingSolverStorable1648,SelfDestructingSolverStorable2979,SelfDestructingSolverStorable407,SelfDestructingSolverStorable1647,SelfDestructingSolverStorable2978,SelfDestructingSolverStorable408,SelfDestructingSolverStorable1646,SelfDestructingSolverStorable2977,SelfDestructingSolverStorable401,SelfDestructingSolverStorable1645,SelfDestructingSolverStorable2976,SelfDestructingSolverStorable402,SelfDestructingSolverStorable1644,SelfDestructingSolverStorable2975,SelfDestructingSolverStorable403,SelfDestructingSolverStorable1643,SelfDestructingSolverStorable2974,SelfDestructingSolverStorable404,SelfDestructingSolverStorable1642,SelfDestructingSolverStorable2973,SelfDestructingSolverStorable1641,SelfDestructingSolverStorable2972,SelfDestructingSolverStorable1640,SelfDestructingSolverStorable2971,SelfDestructingSolverStorable2970,SelfDestructingSolverStorable400,SelfDestructingSolverStorable1659,SelfDestructingSolverStorable1658,SelfDestructingSolverStorable2989,SelfDestructingSolverStorable1657,SelfDestructingSolverStorable2988,SelfDestructingSolverStorable1656,SelfDestructingSolverStorable2987,SelfDestructingSolverStorable1655,SelfDestructingSolverStorable2986,SelfDestructingSolverStorable1654,SelfDestructingSolverStorable2985,SelfDestructingSolverStorable1653,SelfDestructingSolverStorable2984,SelfDestructingSolverStorable1652,SelfDestructingSolverStorable2983,SelfDestructingSolverStorable1651,SelfDestructingSolverStorable2982,SelfDestructingSolverStorable1650,SelfDestructingSolverStorable2981,SelfDestructingSolverStorable2980,SelfDestructingSolverStorable1629,SelfDestructingSolverStorable1628,SelfDestructingSolverStorable2959,SelfDestructingSolverStorable1627,SelfDestructingSolverStorable2958,SelfDestructingSolverStorable1626,SelfDestructingSolverStorable2957,SelfDestructingSolverStorable1625,SelfDestructingSolverStorable2956,SelfDestructingSolverStorable1624,SelfDestructingSolverStorable2955,SelfDestructingSolverStorable1623,SelfDestructingSolverStorable2954,SelfDestructingSolverStorable1622,SelfDestructingSolverStorable2953,SelfDestructingSolverStorable1621,SelfDestructingSolverStorable2952,SelfDestructingSolverStorable1620,SelfDestructingSolverStorable2951,SelfDestructingSolverStorable2950,SelfDestructingSolverStorable1639,SelfDestructingSolverStorable1638,SelfDestructingSolverStorable2969,SelfDestructingSolverStorable1637,SelfDestructingSolverStorable2968,SelfDestructingSolverStorable1636,SelfDestructingSolverStorable2967,SelfDestructingSolverStorable1635,SelfDestructingSolverStorable2966,SelfDestructingSolverStorable1634,SelfDestructingSolverStorable2965,SelfDestructingSolverStorable1633,SelfDestructingSolverStorable2964,SelfDestructingSolverStorable1632,SelfDestructingSolverStorable2963,SelfDestructingSolverStorable1631,SelfDestructingSolverStorable2962,SelfDestructingSolverStorable1630,SelfDestructingSolverStorable2961,SelfDestructingSolverStorable2960,SelfDestructingSolverStorable1609,SelfDestructingSolverStorable1608,SelfDestructingSolverStorable2939,SelfDestructingSolverStorable1607,SelfDestructingSolverStorable2938,SelfDestructingSolverStorable1606,SelfDestructingSolverStorable2937,SelfDestructingSolverStorable1605,SelfDestructingSolverStorable2936,SelfDestructingSolverStorable1604,SelfDestructingSolverStorable2935,SelfDestructingSolverStorable1603,SelfDestructingSolverStorable2934,SelfDestructingSolverStorable1602,SelfDestructingSolverStorable2933,SelfDestructingSolverStorable1601,SelfDestructingSolverStorable2932,SelfDestructingSolverStorable1600,SelfDestructingSolverStorable2931,SelfDestructingSolverStorable2930,SelfDestructingSolverStorable1619,SelfDestructingSolverStorable1618,SelfDestructingSolverStorable2949,SelfDestructingSolverStorable1617,SelfDestructingSolverStorable2948,SelfDestructingSolverStorable1616,SelfDestructingSolverStorable2947,SelfDestructingSolverStorable1615,SelfDestructingSolverStorable2946,SelfDestructingSolverStorable1614,SelfDestructingSolverStorable2945,SelfDestructingSolverStorable1613,SelfDestructingSolverStorable2944,SelfDestructingSolverStorable1612,SelfDestructingSolverStorable2943,SelfDestructingSolverStorable1611,SelfDestructingSolverStorable2942,SelfDestructingSolverStorable1610,SelfDestructingSolverStorable2941,SelfDestructingSolverStorable2940,SelfDestructingSolverStorable2909,SelfDestructingSolverStorable2908,SelfDestructingSolverStorable2918,SelfDestructingSolverStorable2917,SelfDestructingSolverStorable2916,SelfDestructingSolverStorable2915,SelfDestructingSolverStorable2914,SelfDestructingSolverStorable2913,SelfDestructingSolverStorable2912,SelfDestructingSolverStorable2911,SelfDestructingSolverStorable2910,SelfDestructingSolverStorable2919,SelfDestructingSolverStorable2929,SelfDestructingSolverStorable2928,SelfDestructingSolverStorable2927,SelfDestructingSolverStorable2926,SelfDestructingSolverStorable2925,SelfDestructingSolverStorable2924,SelfDestructingSolverStorable2923,SelfDestructingSolverStorable2922,SelfDestructingSolverStorable2921,SelfDestructingSolverStorable2920,SelfDestructingSolverStorable2907,SelfDestructingSolverStorable2906,SelfDestructingSolverStorable2905,SelfDestructingSolverStorable2904,SelfDestructingSolverStorable2903,SelfDestructingSolverStorable2902,SelfDestructingSolverStorable2901,SelfDestructingSolverStorable2900,SelfDestructingSolverStorable2198,SelfDestructingSolverStorable2197,SelfDestructingSolverStorable2196,SelfDestructingSolverStorable2195,SelfDestructingSolverStorable2194,SelfDestructingSolverStorable2193,SelfDestructingSolverStorable2192,SelfDestructingSolverStorable2191,SelfDestructingSolverStorable2190,SelfDestructingSolverStorable2199,SelfDestructingSolverStorable2176,SelfDestructingSolverStorable2175,SelfDestructingSolverStorable2174,SelfDestructingSolverStorable2173,SelfDestructingSolverStorable2172,SelfDestructingSolverStorable2171,SelfDestructingSolverStorable2170,SelfDestructingSolverStorable2179,SelfDestructingSolverStorable2178,SelfDestructingSolverStorable2177,SelfDestructingSolverStorable2187,SelfDestructingSolverStorable2186,SelfDestructingSolverStorable2185,SelfDestructingSolverStorable2184,SelfDestructingSolverStorable2183,SelfDestructingSolverStorable2182,SelfDestructingSolverStorable2181,SelfDestructingSolverStorable2180,SelfDestructingSolverStorable2189,SelfDestructingSolverStorable2188,SelfDestructingSolverStorable2154,SelfDestructingSolverStorable2153,SelfDestructingSolverStorable2152,SelfDestructingSolverStorable2151,SelfDestructingSolverStorable2150,SelfDestructingSolverStorable2159,SelfDestructingSolverStorable2158,SelfDestructingSolverStorable2157,SelfDestructingSolverStorable2156,SelfDestructingSolverStorable2155,SelfDestructingSolverStorable2165,SelfDestructingSolverStorable2164,SelfDestructingSolverStorable2163,SelfDestructingSolverStorable2162,SelfDestructingSolverStorable2161,SelfDestructingSolverStorable2160,SelfDestructingSolverStorable496,SelfDestructingSolverStorable2169,SelfDestructingSolverStorable497,SelfDestructingSolverStorable2168,SelfDestructingSolverStorable498,SelfDestructingSolverStorable2167,SelfDestructingSolverStorable499,SelfDestructingSolverStorable2166,SelfDestructingSolverStorable2132,SelfDestructingSolverStorable2131,SelfDestructingSolverStorable2130,SelfDestructingSolverStorable2139,SelfDestructingSolverStorable2138,SelfDestructingSolverStorable2137,SelfDestructingSolverStorable2136,SelfDestructingSolverStorable2135,SelfDestructingSolverStorable2134,SelfDestructingSolverStorable2133,SelfDestructingSolverStorable2143,SelfDestructingSolverStorable2142,SelfDestructingSolverStorable2141,SelfDestructingSolverStorable2140,SelfDestructingSolverStorable2149,SelfDestructingSolverStorable2148,SelfDestructingSolverStorable2147,SelfDestructingSolverStorable2146,SelfDestructingSolverStorable2145,SelfDestructingSolverStorable2144,SelfDestructingSolverStorable470,SelfDestructingSolverStorable2110,SelfDestructingSolverStorable3442,SelfDestructingSolverStorable471,SelfDestructingSolverStorable3443,SelfDestructingSolverStorable472,SelfDestructingSolverStorable3444,SelfDestructingSolverStorable473,SelfDestructingSolverStorable3445,SelfDestructingSolverStorable3446,SelfDestructingSolverStorable3447,SelfDestructingSolverStorable3448,SelfDestructingSolverStorable3449,SelfDestructingSolverStorable2119,SelfDestructingSolverStorable467,SelfDestructingSolverStorable2118,SelfDestructingSolverStorable468,SelfDestructingSolverStorable2117,SelfDestructingSolverStorable469,SelfDestructingSolverStorable2116,SelfDestructingSolverStorable2115,SelfDestructingSolverStorable463,SelfDestructingSolverStorable2114,SelfDestructingSolverStorable464,SelfDestructingSolverStorable2113,SelfDestructingSolverStorable465,SelfDestructingSolverStorable2112,SelfDestructingSolverStorable3440,SelfDestructingSolverStorable466,SelfDestructingSolverStorable2111,SelfDestructingSolverStorable3441,SelfDestructingSolverStorable2121,SelfDestructingSolverStorable3453,SelfDestructingSolverStorable460,SelfDestructingSolverStorable2120,SelfDestructingSolverStorable3454,SelfDestructingSolverStorable461,SelfDestructingSolverStorable3455,SelfDestructingSolverStorable462,SelfDestructingSolverStorable3456,SelfDestructingSolverStorable3457,SelfDestructingSolverStorable3458,SelfDestructingSolverStorable3459,SelfDestructingSolverStorable456,SelfDestructingSolverStorable2129,SelfDestructingSolverStorable457,SelfDestructingSolverStorable2128,SelfDestructingSolverStorable458,SelfDestructingSolverStorable2127,SelfDestructingSolverStorable459,SelfDestructingSolverStorable2126,SelfDestructingSolverStorable452,SelfDestructingSolverStorable2125,SelfDestructingSolverStorable453,SelfDestructingSolverStorable2124,SelfDestructingSolverStorable3450,SelfDestructingSolverStorable454,SelfDestructingSolverStorable2123,SelfDestructingSolverStorable3451,SelfDestructingSolverStorable455,SelfDestructingSolverStorable2122,SelfDestructingSolverStorable3452,SelfDestructingSolverStorable492,SelfDestructingSolverStorable3420,SelfDestructingSolverStorable493,SelfDestructingSolverStorable3421,SelfDestructingSolverStorable494,SelfDestructingSolverStorable3422,SelfDestructingSolverStorable495,SelfDestructingSolverStorable3423,SelfDestructingSolverStorable3424,SelfDestructingSolverStorable3425,SelfDestructingSolverStorable490,SelfDestructingSolverStorable3426,SelfDestructingSolverStorable491,SelfDestructingSolverStorable3427,SelfDestructingSolverStorable3428,SelfDestructingSolverStorable3429,SelfDestructingSolverStorable489,SelfDestructingSolverStorable485,SelfDestructingSolverStorable486,SelfDestructingSolverStorable487,SelfDestructingSolverStorable488,SelfDestructingSolverStorable481,SelfDestructingSolverStorable3431,SelfDestructingSolverStorable482,SelfDestructingSolverStorable3432,SelfDestructingSolverStorable483,SelfDestructingSolverStorable3433,SelfDestructingSolverStorable484,SelfDestructingSolverStorable3434,SelfDestructingSolverStorable3435,SelfDestructingSolverStorable3436,SelfDestructingSolverStorable3437,SelfDestructingSolverStorable480,SelfDestructingSolverStorable3438,SelfDestructingSolverStorable3439,SelfDestructingSolverStorable2109,SelfDestructingSolverStorable2108,SelfDestructingSolverStorable478,SelfDestructingSolverStorable2107,SelfDestructingSolverStorable479,SelfDestructingSolverStorable2106,SelfDestructingSolverStorable2105,SelfDestructingSolverStorable2104,SelfDestructingSolverStorable474,SelfDestructingSolverStorable2103,SelfDestructingSolverStorable475,SelfDestructingSolverStorable2102,SelfDestructingSolverStorable476,SelfDestructingSolverStorable2101,SelfDestructingSolverStorable477,SelfDestructingSolverStorable2100,SelfDestructingSolverStorable3430,SelfDestructingSolverStorable790,SelfDestructingSolverStorable791,SelfDestructingSolverStorable792,SelfDestructingSolverStorable786,SelfDestructingSolverStorable787,SelfDestructingSolverStorable788,SelfDestructingSolverStorable789,SelfDestructingSolverStorable782,SelfDestructingSolverStorable783,SelfDestructingSolverStorable784,SelfDestructingSolverStorable785,SelfDestructingSolverStorable780,SelfDestructingSolverStorable781,SelfDestructingSolverStorable779,SelfDestructingSolverStorable2209,SelfDestructingSolverStorable2208,SelfDestructingSolverStorable2207,SelfDestructingSolverStorable775,SelfDestructingSolverStorable2206,SelfDestructingSolverStorable776,SelfDestructingSolverStorable2205,SelfDestructingSolverStorable777,SelfDestructingSolverStorable2204,SelfDestructingSolverStorable778,SelfDestructingSolverStorable2203,SelfDestructingSolverStorable771,SelfDestructingSolverStorable2202,SelfDestructingSolverStorable772,SelfDestructingSolverStorable2201,SelfDestructingSolverStorable773,SelfDestructingSolverStorable2200,SelfDestructingSolverStorable774,SelfDestructingSolverStorable797,SelfDestructingSolverStorable798,SelfDestructingSolverStorable799,SelfDestructingSolverStorable793,SelfDestructingSolverStorable794,SelfDestructingSolverStorable795,SelfDestructingSolverStorable796,SelfDestructingSolverStorable1780,SelfDestructingSolverStorable746,SelfDestructingSolverStorable747,SelfDestructingSolverStorable748,SelfDestructingSolverStorable749,SelfDestructingSolverStorable1789,SelfDestructingSolverStorable742,SelfDestructingSolverStorable1788,SelfDestructingSolverStorable743,SelfDestructingSolverStorable1787,SelfDestructingSolverStorable744,SelfDestructingSolverStorable1786,SelfDestructingSolverStorable745,SelfDestructingSolverStorable1785,SelfDestructingSolverStorable1784,SelfDestructingSolverStorable1783,SelfDestructingSolverStorable740,SelfDestructingSolverStorable1782,SelfDestructingSolverStorable741,SelfDestructingSolverStorable1781,SelfDestructingSolverStorable1791,SelfDestructingSolverStorable1790,SelfDestructingSolverStorable739,SelfDestructingSolverStorable735,SelfDestructingSolverStorable736,SelfDestructingSolverStorable737,SelfDestructingSolverStorable738,SelfDestructingSolverStorable731,SelfDestructingSolverStorable1799,SelfDestructingSolverStorable732,SelfDestructingSolverStorable1798,SelfDestructingSolverStorable733,SelfDestructingSolverStorable1797,SelfDestructingSolverStorable734,SelfDestructingSolverStorable1796,SelfDestructingSolverStorable1795,SelfDestructingSolverStorable1794,SelfDestructingSolverStorable1793,SelfDestructingSolverStorable730,SelfDestructingSolverStorable1792,SelfDestructingSolverStorable770,SelfDestructingSolverStorable768,SelfDestructingSolverStorable769,SelfDestructingSolverStorable1769,SelfDestructingSolverStorable1768,SelfDestructingSolverStorable1767,SelfDestructingSolverStorable764,SelfDestructingSolverStorable1766,SelfDestructingSolverStorable765,SelfDestructingSolverStorable1765,SelfDestructingSolverStorable766,SelfDestructingSolverStorable1764,SelfDestructingSolverStorable767,SelfDestructingSolverStorable1763,SelfDestructingSolverStorable760,SelfDestructingSolverStorable1762,SelfDestructingSolverStorable761,SelfDestructingSolverStorable1761,SelfDestructingSolverStorable762,SelfDestructingSolverStorable1760,SelfDestructingSolverStorable763,SelfDestructingSolverStorable757,SelfDestructingSolverStorable758,SelfDestructingSolverStorable759,SelfDestructingSolverStorable1779,SelfDestructingSolverStorable1778,SelfDestructingSolverStorable753,SelfDestructingSolverStorable1777,SelfDestructingSolverStorable754,SelfDestructingSolverStorable1776,SelfDestructingSolverStorable755,SelfDestructingSolverStorable1775,SelfDestructingSolverStorable756,SelfDestructingSolverStorable1774,SelfDestructingSolverStorable1773,SelfDestructingSolverStorable750,SelfDestructingSolverStorable1772,SelfDestructingSolverStorable751,SelfDestructingSolverStorable1771,SelfDestructingSolverStorable752,SelfDestructingSolverStorable1770,SelfDestructingSolverStorable706,SelfDestructingSolverStorable707,SelfDestructingSolverStorable708,SelfDestructingSolverStorable709,SelfDestructingSolverStorable1749,SelfDestructingSolverStorable702,SelfDestructingSolverStorable1748,SelfDestructingSolverStorable703,SelfDestructingSolverStorable1747,SelfDestructingSolverStorable704,SelfDestructingSolverStorable1746,SelfDestructingSolverStorable705,SelfDestructingSolverStorable1745,SelfDestructingSolverStorable1744,SelfDestructingSolverStorable1743,SelfDestructingSolverStorable700,SelfDestructingSolverStorable1742,SelfDestructingSolverStorable701,SelfDestructingSolverStorable1741,SelfDestructingSolverStorable1740,SelfDestructingSolverStorable1759,SelfDestructingSolverStorable1758,SelfDestructingSolverStorable1757,SelfDestructingSolverStorable1756,SelfDestructingSolverStorable1755,SelfDestructingSolverStorable1754,SelfDestructingSolverStorable1753,SelfDestructingSolverStorable1752,SelfDestructingSolverStorable1751,SelfDestructingSolverStorable1750,SelfDestructingSolverStorable728,SelfDestructingSolverStorable729,SelfDestructingSolverStorable1729,SelfDestructingSolverStorable1728,SelfDestructingSolverStorable1727,SelfDestructingSolverStorable724,SelfDestructingSolverStorable1726,SelfDestructingSolverStorable725,SelfDestructingSolverStorable1725,SelfDestructingSolverStorable726,SelfDestructingSolverStorable1724,SelfDestructingSolverStorable727,SelfDestructingSolverStorable1723,SelfDestructingSolverStorable720,SelfDestructingSolverStorable1722,SelfDestructingSolverStorable721,SelfDestructingSolverStorable1721,SelfDestructingSolverStorable722,SelfDestructingSolverStorable1720,SelfDestructingSolverStorable723,SelfDestructingSolverStorable717,SelfDestructingSolverStorable718,SelfDestructingSolverStorable719,SelfDestructingSolverStorable1739,SelfDestructingSolverStorable1738,SelfDestructingSolverStorable713,SelfDestructingSolverStorable1737,SelfDestructingSolverStorable714,SelfDestructingSolverStorable1736,SelfDestructingSolverStorable715,SelfDestructingSolverStorable1735,SelfDestructingSolverStorable716,SelfDestructingSolverStorable1734,SelfDestructingSolverStorable1733,SelfDestructingSolverStorable710,SelfDestructingSolverStorable1732,SelfDestructingSolverStorable711,SelfDestructingSolverStorable1731,SelfDestructingSolverStorable712,SelfDestructingSolverStorable1730,SelfDestructingSolverStorable1708,SelfDestructingSolverStorable1707,SelfDestructingSolverStorable1706,SelfDestructingSolverStorable1705,SelfDestructingSolverStorable1704,SelfDestructingSolverStorable1703,SelfDestructingSolverStorable1702,SelfDestructingSolverStorable1701,SelfDestructingSolverStorable1700,SelfDestructingSolverStorable1709,SelfDestructingSolverStorable1719,SelfDestructingSolverStorable1718,SelfDestructingSolverStorable1717,SelfDestructingSolverStorable1716,SelfDestructingSolverStorable1715,SelfDestructingSolverStorable1714,SelfDestructingSolverStorable1713,SelfDestructingSolverStorable1712,SelfDestructingSolverStorable1711,SelfDestructingSolverStorable1710,SelfDestructingSolverStorable2297,SelfDestructingSolverStorable2296,SelfDestructingSolverStorable2295,SelfDestructingSolverStorable2294,SelfDestructingSolverStorable2293,SelfDestructingSolverStorable2292,SelfDestructingSolverStorable2291,SelfDestructingSolverStorable2290,SelfDestructingSolverStorable2299,SelfDestructingSolverStorable2298,SelfDestructingSolverStorable2275,SelfDestructingSolverStorable2274,SelfDestructingSolverStorable2273,SelfDestructingSolverStorable2272,SelfDestructingSolverStorable2271,SelfDestructingSolverStorable2270,SelfDestructingSolverStorable2279,SelfDestructingSolverStorable2278,SelfDestructingSolverStorable2277,SelfDestructingSolverStorable2276,SelfDestructingSolverStorable2286,SelfDestructingSolverStorable2285,SelfDestructingSolverStorable2284,SelfDestructingSolverStorable2283,SelfDestructingSolverStorable2282,SelfDestructingSolverStorable2281,SelfDestructingSolverStorable2280,SelfDestructingSolverStorable2289,SelfDestructingSolverStorable2288,SelfDestructingSolverStorable2287,SelfDestructingSolverStorable2253,SelfDestructingSolverStorable2252,SelfDestructingSolverStorable2251,SelfDestructingSolverStorable2250,SelfDestructingSolverStorable2259,SelfDestructingSolverStorable2258,SelfDestructingSolverStorable2257,SelfDestructingSolverStorable2256,SelfDestructingSolverStorable2255,SelfDestructingSolverStorable2254,SelfDestructingSolverStorable2264,SelfDestructingSolverStorable2263,SelfDestructingSolverStorable2262,SelfDestructingSolverStorable2261,SelfDestructingSolverStorable2260,SelfDestructingSolverStorable2269,SelfDestructingSolverStorable2268,SelfDestructingSolverStorable2267,SelfDestructingSolverStorable2266,SelfDestructingSolverStorable2265,SelfDestructingSolverStorable2231,SelfDestructingSolverStorable2230,SelfDestructingSolverStorable2239,SelfDestructingSolverStorable2238,SelfDestructingSolverStorable2237,SelfDestructingSolverStorable2236,SelfDestructingSolverStorable2235,SelfDestructingSolverStorable2234,SelfDestructingSolverStorable2233,SelfDestructingSolverStorable2232,SelfDestructingSolverStorable2242,SelfDestructingSolverStorable2241,SelfDestructingSolverStorable2240,SelfDestructingSolverStorable2249,SelfDestructingSolverStorable2248,SelfDestructingSolverStorable2247,SelfDestructingSolverStorable2246,SelfDestructingSolverStorable2245,SelfDestructingSolverStorable2244,SelfDestructingSolverStorable2243,SelfDestructingSolverStorable2219,SelfDestructingSolverStorable2218,SelfDestructingSolverStorable2217,SelfDestructingSolverStorable2216,SelfDestructingSolverStorable2215,SelfDestructingSolverStorable2214,SelfDestructingSolverStorable2213,SelfDestructingSolverStorable2212,SelfDestructingSolverStorable2211,SelfDestructingSolverStorable2210,SelfDestructingSolverStorable2220,SelfDestructingSolverStorable2229,SelfDestructingSolverStorable2228,SelfDestructingSolverStorable2227,SelfDestructingSolverStorable2226,SelfDestructingSolverStorable2225,SelfDestructingSolverStorable2224,SelfDestructingSolverStorable2223,SelfDestructingSolverStorable2222,SelfDestructingSolverStorable2221,SelfDestructingSolverStorable670,SelfDestructingSolverStorable671,SelfDestructingSolverStorable669,SelfDestructingSolverStorable2319,SelfDestructingSolverStorable2318,SelfDestructingSolverStorable2317,SelfDestructingSolverStorable665,SelfDestructingSolverStorable2316,SelfDestructingSolverStorable666,SelfDestructingSolverStorable2315,SelfDestructingSolverStorable667,SelfDestructingSolverStorable2314,SelfDestructingSolverStorable668,SelfDestructingSolverStorable2313,SelfDestructingSolverStorable661,SelfDestructingSolverStorable2312,SelfDestructingSolverStorable662,SelfDestructingSolverStorable2311,SelfDestructingSolverStorable663,SelfDestructingSolverStorable2310,SelfDestructingSolverStorable664,SelfDestructingSolverStorable660,SelfDestructingSolverStorable658,SelfDestructingSolverStorable659,SelfDestructingSolverStorable2329,SelfDestructingSolverStorable2328,SelfDestructingSolverStorable654,SelfDestructingSolverStorable2327,SelfDestructingSolverStorable655,SelfDestructingSolverStorable2326,SelfDestructingSolverStorable656,SelfDestructingSolverStorable2325,SelfDestructingSolverStorable657,SelfDestructingSolverStorable2324,SelfDestructingSolverStorable650,SelfDestructingSolverStorable2323,SelfDestructingSolverStorable651,SelfDestructingSolverStorable2322,SelfDestructingSolverStorable652,SelfDestructingSolverStorable2321,SelfDestructingSolverStorable653,SelfDestructingSolverStorable2320,SelfDestructingSolverStorable690,SelfDestructingSolverStorable691,SelfDestructingSolverStorable692,SelfDestructingSolverStorable693,SelfDestructingSolverStorable687,SelfDestructingSolverStorable688,SelfDestructingSolverStorable689,SelfDestructingSolverStorable683,SelfDestructingSolverStorable684,SelfDestructingSolverStorable685,SelfDestructingSolverStorable686,SelfDestructingSolverStorable680,SelfDestructingSolverStorable681,SelfDestructingSolverStorable682,SelfDestructingSolverStorable2309,SelfDestructingSolverStorable2308,SelfDestructingSolverStorable2307,SelfDestructingSolverStorable2306,SelfDestructingSolverStorable676,SelfDestructingSolverStorable2305,SelfDestructingSolverStorable677,SelfDestructingSolverStorable2304,SelfDestructingSolverStorable678,SelfDestructingSolverStorable2303,SelfDestructingSolverStorable679,SelfDestructingSolverStorable2302,SelfDestructingSolverStorable672,SelfDestructingSolverStorable2301,SelfDestructingSolverStorable673,SelfDestructingSolverStorable2300,SelfDestructingSolverStorable674,SelfDestructingSolverStorable675,SelfDestructingSolverStorable629,SelfDestructingSolverStorable625,SelfDestructingSolverStorable626,SelfDestructingSolverStorable627,SelfDestructingSolverStorable628,SelfDestructingSolverStorable621,SelfDestructingSolverStorable622,SelfDestructingSolverStorable623,SelfDestructingSolverStorable624,SelfDestructingSolverStorable620,SelfDestructingSolverStorable618,SelfDestructingSolverStorable619,SelfDestructingSolverStorable614,SelfDestructingSolverStorable615,SelfDestructingSolverStorable616,SelfDestructingSolverStorable617,SelfDestructingSolverStorable610,SelfDestructingSolverStorable611,SelfDestructingSolverStorable612,SelfDestructingSolverStorable613,SelfDestructingSolverStorable647,SelfDestructingSolverStorable648,SelfDestructingSolverStorable649,SelfDestructingSolverStorable1889,SelfDestructingSolverStorable1888,SelfDestructingSolverStorable643,SelfDestructingSolverStorable1887,SelfDestructingSolverStorable644,SelfDestructingSolverStorable1886,SelfDestructingSolverStorable645,SelfDestructingSolverStorable1885,SelfDestructingSolverStorable646,SelfDestructingSolverStorable1884,SelfDestructingSolverStorable1883,SelfDestructingSolverStorable640,SelfDestructingSolverStorable1882,SelfDestructingSolverStorable641,SelfDestructingSolverStorable1881,SelfDestructingSolverStorable642,SelfDestructingSolverStorable1880,SelfDestructingSolverStorable1890,SelfDestructingSolverStorable636,SelfDestructingSolverStorable637,SelfDestructingSolverStorable638,SelfDestructingSolverStorable639,SelfDestructingSolverStorable1899,SelfDestructingSolverStorable632,SelfDestructingSolverStorable1898,SelfDestructingSolverStorable633,SelfDestructingSolverStorable1897,SelfDestructingSolverStorable634,SelfDestructingSolverStorable1896,SelfDestructingSolverStorable635,SelfDestructingSolverStorable1895,SelfDestructingSolverStorable1894,SelfDestructingSolverStorable1893,SelfDestructingSolverStorable630,SelfDestructingSolverStorable1892,SelfDestructingSolverStorable631,SelfDestructingSolverStorable1891,SelfDestructingSolverStorable1869,SelfDestructingSolverStorable1868,SelfDestructingSolverStorable1867,SelfDestructingSolverStorable1866,SelfDestructingSolverStorable1865,SelfDestructingSolverStorable1864,SelfDestructingSolverStorable1863,SelfDestructingSolverStorable1862,SelfDestructingSolverStorable1861,SelfDestructingSolverStorable1860,SelfDestructingSolverStorable1879,SelfDestructingSolverStorable1878,SelfDestructingSolverStorable1877,SelfDestructingSolverStorable1876,SelfDestructingSolverStorable1875,SelfDestructingSolverStorable1874,SelfDestructingSolverStorable1873,SelfDestructingSolverStorable1872,SelfDestructingSolverStorable1871,SelfDestructingSolverStorable1870,SelfDestructingSolverStorable607,SelfDestructingSolverStorable608,SelfDestructingSolverStorable609,SelfDestructingSolverStorable1849,SelfDestructingSolverStorable1848,SelfDestructingSolverStorable603,SelfDestructingSolverStorable1847,SelfDestructingSolverStorable604,SelfDestructingSolverStorable1846,SelfDestructingSolverStorable605,SelfDestructingSolverStorable1845,SelfDestructingSolverStorable606,SelfDestructingSolverStorable1844,SelfDestructingSolverStorable1843,SelfDestructingSolverStorable600,SelfDestructingSolverStorable1842,SelfDestructingSolverStorable601,SelfDestructingSolverStorable1841,SelfDestructingSolverStorable602,SelfDestructingSolverStorable1840,SelfDestructingSolverStorable1859,SelfDestructingSolverStorable1858,SelfDestructingSolverStorable1857,SelfDestructingSolverStorable1856,SelfDestructingSolverStorable1855,SelfDestructingSolverStorable1854,SelfDestructingSolverStorable1853,SelfDestructingSolverStorable1852,SelfDestructingSolverStorable1851,SelfDestructingSolverStorable1850,SelfDestructingSolverStorable1819,SelfDestructingSolverStorable1829,SelfDestructingSolverStorable1828,SelfDestructingSolverStorable1827,SelfDestructingSolverStorable1826,SelfDestructingSolverStorable1825,SelfDestructingSolverStorable1824,SelfDestructingSolverStorable1823,SelfDestructingSolverStorable1822,SelfDestructingSolverStorable1821,SelfDestructingSolverStorable1820,SelfDestructingSolverStorable1839,SelfDestructingSolverStorable1838,SelfDestructingSolverStorable1837,SelfDestructingSolverStorable1836,SelfDestructingSolverStorable1835,SelfDestructingSolverStorable1834,SelfDestructingSolverStorable1833,SelfDestructingSolverStorable1832,SelfDestructingSolverStorable1831,SelfDestructingSolverStorable1830,SelfDestructingSolverStorable1807,SelfDestructingSolverStorable1806,SelfDestructingSolverStorable1805,SelfDestructingSolverStorable1804,SelfDestructingSolverStorable1803,SelfDestructingSolverStorable1802,SelfDestructingSolverStorable1801,SelfDestructingSolverStorable1800,SelfDestructingSolverStorable1809,SelfDestructingSolverStorable1808,SelfDestructingSolverStorable1818,SelfDestructingSolverStorable1817,SelfDestructingSolverStorable1816,SelfDestructingSolverStorable1815,SelfDestructingSolverStorable1814,SelfDestructingSolverStorable1813,SelfDestructingSolverStorable1812,SelfDestructingSolverStorable1811,SelfDestructingSolverStorable1810,SelfDestructingSolverStorable1906,SelfDestructingSolverStorable1905,SelfDestructingSolverStorable1904,SelfDestructingSolverStorable1903,SelfDestructingSolverStorable1902,SelfDestructingSolverStorable1901,SelfDestructingSolverStorable1900,SelfDestructingSolverStorable1909,SelfDestructingSolverStorable1908,SelfDestructingSolverStorable1907,SelfDestructingSolverStorable1917,SelfDestructingSolverStorable1916,SelfDestructingSolverStorable1915,SelfDestructingSolverStorable1914,SelfDestructingSolverStorable1913,SelfDestructingSolverStorable1912,SelfDestructingSolverStorable1911,SelfDestructingSolverStorable1910,SelfDestructingSolverStorable1087,SelfDestructingSolverStorable1086,SelfDestructingSolverStorable1085,SelfDestructingSolverStorable1084,SelfDestructingSolverStorable1083,SelfDestructingSolverStorable1082,SelfDestructingSolverStorable1081,SelfDestructingSolverStorable1080,SelfDestructingSolverStorable1089,SelfDestructingSolverStorable1088,SelfDestructingSolverStorable1098,SelfDestructingSolverStorable1097,SelfDestructingSolverStorable1096,SelfDestructingSolverStorable1095,SelfDestructingSolverStorable1094,SelfDestructingSolverStorable1093,SelfDestructingSolverStorable1092,SelfDestructingSolverStorable1091,SelfDestructingSolverStorable1090,SelfDestructingSolverStorable1099,SelfDestructingSolverStorable1065,SelfDestructingSolverStorable2396,SelfDestructingSolverStorable1064,SelfDestructingSolverStorable2395,SelfDestructingSolverStorable1063,SelfDestructingSolverStorable2394,SelfDestructingSolverStorable1062,SelfDestructingSolverStorable2393,SelfDestructingSolverStorable1061,SelfDestructingSolverStorable2392,SelfDestructingSolverStorable1060,SelfDestructingSolverStorable2391,SelfDestructingSolverStorable2390,SelfDestructingSolverStorable1069,SelfDestructingSolverStorable1068,SelfDestructingSolverStorable2399,SelfDestructingSolverStorable1067,SelfDestructingSolverStorable2398,SelfDestructingSolverStorable1066,SelfDestructingSolverStorable2397,SelfDestructingSolverStorable1076,SelfDestructingSolverStorable1075,SelfDestructingSolverStorable1074,SelfDestructingSolverStorable1073,SelfDestructingSolverStorable1072,SelfDestructingSolverStorable1071,SelfDestructingSolverStorable1070,SelfDestructingSolverStorable1079,SelfDestructingSolverStorable1078,SelfDestructingSolverStorable1077,SelfDestructingSolverStorable1043,SelfDestructingSolverStorable2374,SelfDestructingSolverStorable1042,SelfDestructingSolverStorable2373,SelfDestructingSolverStorable1041,SelfDestructingSolverStorable2372,SelfDestructingSolverStorable1040,SelfDestructingSolverStorable2371,SelfDestructingSolverStorable2370,SelfDestructingSolverStorable1049,SelfDestructingSolverStorable1048,SelfDestructingSolverStorable2379,SelfDestructingSolverStorable1047,SelfDestructingSolverStorable2378,SelfDestructingSolverStorable1046,SelfDestructingSolverStorable2377,SelfDestructingSolverStorable1045,SelfDestructingSolverStorable2376,SelfDestructingSolverStorable1044,SelfDestructingSolverStorable2375,SelfDestructingSolverStorable1054,SelfDestructingSolverStorable2385,SelfDestructingSolverStorable1053,SelfDestructingSolverStorable2384,SelfDestructingSolverStorable1052,SelfDestructingSolverStorable2383,SelfDestructingSolverStorable1051,SelfDestructingSolverStorable2382,SelfDestructingSolverStorable1050,SelfDestructingSolverStorable2381,SelfDestructingSolverStorable2380,SelfDestructingSolverStorable1059,SelfDestructingSolverStorable1058,SelfDestructingSolverStorable2389,SelfDestructingSolverStorable1057,SelfDestructingSolverStorable2388,SelfDestructingSolverStorable1056,SelfDestructingSolverStorable2387,SelfDestructingSolverStorable1055,SelfDestructingSolverStorable2386,SelfDestructingSolverStorable1021,SelfDestructingSolverStorable2352,SelfDestructingSolverStorable1020,SelfDestructingSolverStorable2351,SelfDestructingSolverStorable2350,SelfDestructingSolverStorable1029,SelfDestructingSolverStorable1028,SelfDestructingSolverStorable2359,SelfDestructingSolverStorable1027,SelfDestructingSolverStorable2358,SelfDestructingSolverStorable1026,SelfDestructingSolverStorable2357,SelfDestructingSolverStorable1025,SelfDestructingSolverStorable2356,SelfDestructingSolverStorable1024,SelfDestructingSolverStorable2355,SelfDestructingSolverStorable1023,SelfDestructingSolverStorable2354,SelfDestructingSolverStorable1022,SelfDestructingSolverStorable2353,SelfDestructingSolverStorable1032,SelfDestructingSolverStorable2363,SelfDestructingSolverStorable1031,SelfDestructingSolverStorable2362,SelfDestructingSolverStorable1030,SelfDestructingSolverStorable2361,SelfDestructingSolverStorable2360,SelfDestructingSolverStorable698,SelfDestructingSolverStorable699,SelfDestructingSolverStorable1039,SelfDestructingSolverStorable1038,SelfDestructingSolverStorable2369,SelfDestructingSolverStorable1037,SelfDestructingSolverStorable2368,SelfDestructingSolverStorable694,SelfDestructingSolverStorable1036,SelfDestructingSolverStorable2367,SelfDestructingSolverStorable695,SelfDestructingSolverStorable1035,SelfDestructingSolverStorable2366,SelfDestructingSolverStorable696,SelfDestructingSolverStorable1034,SelfDestructingSolverStorable2365,SelfDestructingSolverStorable697,SelfDestructingSolverStorable1033,SelfDestructingSolverStorable2364,SelfDestructingSolverStorable2330,SelfDestructingSolverStorable1009,SelfDestructingSolverStorable1008,SelfDestructingSolverStorable2339,SelfDestructingSolverStorable1007,SelfDestructingSolverStorable2338,SelfDestructingSolverStorable1006,SelfDestructingSolverStorable2337,SelfDestructingSolverStorable1005,SelfDestructingSolverStorable2336,SelfDestructingSolverStorable1004,SelfDestructingSolverStorable2335,SelfDestructingSolverStorable1003,SelfDestructingSolverStorable2334,SelfDestructingSolverStorable1002,SelfDestructingSolverStorable2333,SelfDestructingSolverStorable1001,SelfDestructingSolverStorable2332,SelfDestructingSolverStorable1000,SelfDestructingSolverStorable2331,SelfDestructingSolverStorable1010,SelfDestructingSolverStorable2341,SelfDestructingSolverStorable2340,SelfDestructingSolverStorable1019,SelfDestructingSolverStorable1018,SelfDestructingSolverStorable2349,SelfDestructingSolverStorable1017,SelfDestructingSolverStorable2348,SelfDestructingSolverStorable1016,SelfDestructingSolverStorable2347,SelfDestructingSolverStorable1015,SelfDestructingSolverStorable2346,SelfDestructingSolverStorable1014,SelfDestructingSolverStorable2345,SelfDestructingSolverStorable1013,SelfDestructingSolverStorable2344,SelfDestructingSolverStorable1012,SelfDestructingSolverStorable2343,SelfDestructingSolverStorable1011,SelfDestructingSolverStorable2342,SelfDestructingSolverStorable1109,SelfDestructingSolverStorable1108,SelfDestructingSolverStorable2439,SelfDestructingSolverStorable1107,SelfDestructingSolverStorable2438,SelfDestructingSolverStorable1106,SelfDestructingSolverStorable2437,SelfDestructingSolverStorable1105,SelfDestructingSolverStorable2436,SelfDestructingSolverStorable1104,SelfDestructingSolverStorable2435,SelfDestructingSolverStorable1103,SelfDestructingSolverStorable2434,SelfDestructingSolverStorable1102,SelfDestructingSolverStorable2433,SelfDestructingSolverStorable1101,SelfDestructingSolverStorable2432,SelfDestructingSolverStorable1100,SelfDestructingSolverStorable2431,SelfDestructingSolverStorable2430,SelfDestructingSolverStorable2440,SelfDestructingSolverStorable1119,SelfDestructingSolverStorable1118,SelfDestructingSolverStorable2449,SelfDestructingSolverStorable1117,SelfDestructingSolverStorable2448,SelfDestructingSolverStorable1116,SelfDestructingSolverStorable2447,SelfDestructingSolverStorable1115,SelfDestructingSolverStorable2446,SelfDestructingSolverStorable1114,SelfDestructingSolverStorable2445,SelfDestructingSolverStorable1113,SelfDestructingSolverStorable2444,SelfDestructingSolverStorable1112,SelfDestructingSolverStorable2443,SelfDestructingSolverStorable1111,SelfDestructingSolverStorable2442,SelfDestructingSolverStorable1110,SelfDestructingSolverStorable2441,SelfDestructingSolverStorable2419,SelfDestructingSolverStorable2418,SelfDestructingSolverStorable2417,SelfDestructingSolverStorable2416,SelfDestructingSolverStorable2415,SelfDestructingSolverStorable2414,SelfDestructingSolverStorable2413,SelfDestructingSolverStorable2412,SelfDestructingSolverStorable2411,SelfDestructingSolverStorable2410,SelfDestructingSolverStorable2429,SelfDestructingSolverStorable2428,SelfDestructingSolverStorable2427,SelfDestructingSolverStorable2426,SelfDestructingSolverStorable2425,SelfDestructingSolverStorable2424,SelfDestructingSolverStorable2423,SelfDestructingSolverStorable2422,SelfDestructingSolverStorable2421,SelfDestructingSolverStorable2420,SelfDestructingSolverStorable990,SelfDestructingSolverStorable988,SelfDestructingSolverStorable989,SelfDestructingSolverStorable984,SelfDestructingSolverStorable985,SelfDestructingSolverStorable986,SelfDestructingSolverStorable987,SelfDestructingSolverStorable980,SelfDestructingSolverStorable981,SelfDestructingSolverStorable982,SelfDestructingSolverStorable983,SelfDestructingSolverStorable2409,SelfDestructingSolverStorable977,SelfDestructingSolverStorable2408,SelfDestructingSolverStorable978,SelfDestructingSolverStorable2407,SelfDestructingSolverStorable979,SelfDestructingSolverStorable2406,SelfDestructingSolverStorable2405,SelfDestructingSolverStorable973,SelfDestructingSolverStorable2404,SelfDestructingSolverStorable974,SelfDestructingSolverStorable2403,SelfDestructingSolverStorable975,SelfDestructingSolverStorable2402,SelfDestructingSolverStorable976,SelfDestructingSolverStorable2401,SelfDestructingSolverStorable2400,SelfDestructingSolverStorable970,SelfDestructingSolverStorable971,SelfDestructingSolverStorable972,SelfDestructingSolverStorable999,SelfDestructingSolverStorable995,SelfDestructingSolverStorable996,SelfDestructingSolverStorable997,SelfDestructingSolverStorable998,SelfDestructingSolverStorable991,SelfDestructingSolverStorable992,SelfDestructingSolverStorable993,SelfDestructingSolverStorable994,SelfDestructingSolverStorable948,SelfDestructingSolverStorable949,SelfDestructingSolverStorable944,SelfDestructingSolverStorable945,SelfDestructingSolverStorable1989,SelfDestructingSolverStorable946,SelfDestructingSolverStorable1988,SelfDestructingSolverStorable947,SelfDestructingSolverStorable1987,SelfDestructingSolverStorable940,SelfDestructingSolverStorable1986,SelfDestructingSolverStorable941,SelfDestructingSolverStorable1985,SelfDestructingSolverStorable942,SelfDestructingSolverStorable1984,SelfDestructingSolverStorable943,SelfDestructingSolverStorable1983,SelfDestructingSolverStorable1982,SelfDestructingSolverStorable1981,SelfDestructingSolverStorable1980,SelfDestructingSolverStorable937,SelfDestructingSolverStorable938,SelfDestructingSolverStorable939,SelfDestructingSolverStorable933,SelfDestructingSolverStorable934,SelfDestructingSolverStorable935,SelfDestructingSolverStorable1999,SelfDestructingSolverStorable936,SelfDestructingSolverStorable1998,SelfDestructingSolverStorable1997,SelfDestructingSolverStorable930,SelfDestructingSolverStorable1996,SelfDestructingSolverStorable931,SelfDestructingSolverStorable1995,SelfDestructingSolverStorable932,SelfDestructingSolverStorable1994,SelfDestructingSolverStorable1993,SelfDestructingSolverStorable1992,SelfDestructingSolverStorable1991,SelfDestructingSolverStorable1990,SelfDestructingSolverStorable1969,SelfDestructingSolverStorable966,SelfDestructingSolverStorable1968,SelfDestructingSolverStorable967,SelfDestructingSolverStorable1967,SelfDestructingSolverStorable968,SelfDestructingSolverStorable1966,SelfDestructingSolverStorable969,SelfDestructingSolverStorable1965,SelfDestructingSolverStorable962,SelfDestructingSolverStorable1964,SelfDestructingSolverStorable963,SelfDestructingSolverStorable1963,SelfDestructingSolverStorable964,SelfDestructingSolverStorable1962,SelfDestructingSolverStorable965,SelfDestructingSolverStorable1961,SelfDestructingSolverStorable1960,SelfDestructingSolverStorable960,SelfDestructingSolverStorable961,SelfDestructingSolverStorable959,SelfDestructingSolverStorable955,SelfDestructingSolverStorable1979,SelfDestructingSolverStorable956,SelfDestructingSolverStorable1978,SelfDestructingSolverStorable957,SelfDestructingSolverStorable1977,SelfDestructingSolverStorable958,SelfDestructingSolverStorable1976,SelfDestructingSolverStorable951,SelfDestructingSolverStorable1975,SelfDestructingSolverStorable952,SelfDestructingSolverStorable1974,SelfDestructingSolverStorable953,SelfDestructingSolverStorable1973,SelfDestructingSolverStorable954,SelfDestructingSolverStorable1972,SelfDestructingSolverStorable1971,SelfDestructingSolverStorable1970,SelfDestructingSolverStorable950,SelfDestructingSolverStorable908,SelfDestructingSolverStorable909,SelfDestructingSolverStorable904,SelfDestructingSolverStorable905,SelfDestructingSolverStorable1949,SelfDestructingSolverStorable906,SelfDestructingSolverStorable1948,SelfDestructingSolverStorable907,SelfDestructingSolverStorable1947,SelfDestructingSolverStorable900,SelfDestructingSolverStorable1946,SelfDestructingSolverStorable901,SelfDestructingSolverStorable1945,SelfDestructingSolverStorable902,SelfDestructingSolverStorable1944,SelfDestructingSolverStorable903,SelfDestructingSolverStorable1943,SelfDestructingSolverStorable1942,SelfDestructingSolverStorable1941,SelfDestructingSolverStorable1940,SelfDestructingSolverStorable1959,SelfDestructingSolverStorable1958,SelfDestructingSolverStorable1957,SelfDestructingSolverStorable1956,SelfDestructingSolverStorable1955,SelfDestructingSolverStorable1954,SelfDestructingSolverStorable1953,SelfDestructingSolverStorable1952,SelfDestructingSolverStorable1951,SelfDestructingSolverStorable1950,SelfDestructingSolverStorable1919,SelfDestructingSolverStorable1918,SelfDestructingSolverStorable926,SelfDestructingSolverStorable1928,SelfDestructingSolverStorable927,SelfDestructingSolverStorable1927,SelfDestructingSolverStorable928,SelfDestructingSolverStorable1926,SelfDestructingSolverStorable929,SelfDestructingSolverStorable1925,SelfDestructingSolverStorable922,SelfDestructingSolverStorable1924,SelfDestructingSolverStorable923,SelfDestructingSolverStorable1923,SelfDestructingSolverStorable924,SelfDestructingSolverStorable1922,SelfDestructingSolverStorable925,SelfDestructingSolverStorable1921,SelfDestructingSolverStorable1920,SelfDestructingSolverStorable920,SelfDestructingSolverStorable921,SelfDestructingSolverStorable919,SelfDestructingSolverStorable1929,SelfDestructingSolverStorable915,SelfDestructingSolverStorable1939,SelfDestructingSolverStorable916,SelfDestructingSolverStorable1938,SelfDestructingSolverStorable917,SelfDestructingSolverStorable1937,SelfDestructingSolverStorable918,SelfDestructingSolverStorable1936,SelfDestructingSolverStorable911,SelfDestructingSolverStorable1935,SelfDestructingSolverStorable912,SelfDestructingSolverStorable1934,SelfDestructingSolverStorable913,SelfDestructingSolverStorable1933,SelfDestructingSolverStorable914,SelfDestructingSolverStorable1932,SelfDestructingSolverStorable1931,SelfDestructingSolverStorable1930,SelfDestructingSolverStorable910,SelfDestructingSolverStorable195,SelfDestructingSolverStorable196,SelfDestructingSolverStorable197,SelfDestructingSolverStorable198,SelfDestructingSolverStorable191,SelfDestructingSolverStorable192,SelfDestructingSolverStorable193,SelfDestructingSolverStorable194,SelfDestructingSolverStorable190,SelfDestructingSolverStorable188,SelfDestructingSolverStorable189,SelfDestructingSolverStorable184,SelfDestructingSolverStorable185,SelfDestructingSolverStorable186,SelfDestructingSolverStorable187,SelfDestructingSolverStorable180,SelfDestructingSolverStorable181,SelfDestructingSolverStorable182,SelfDestructingSolverStorable183,SelfDestructingSolverStorable177,SelfDestructingSolverStorable178,SelfDestructingSolverStorable179,SelfDestructingSolverStorable199,SelfDestructingSolverStorable151,SelfDestructingSolverStorable1186,SelfDestructingSolverStorable152,SelfDestructingSolverStorable1185,SelfDestructingSolverStorable153,SelfDestructingSolverStorable1184,SelfDestructingSolverStorable154,SelfDestructingSolverStorable1183,SelfDestructingSolverStorable1182,SelfDestructingSolverStorable1181,SelfDestructingSolverStorable1180,SelfDestructingSolverStorable150,SelfDestructingSolverStorable148,SelfDestructingSolverStorable149,SelfDestructingSolverStorable144,SelfDestructingSolverStorable145,SelfDestructingSolverStorable1189,SelfDestructingSolverStorable146,SelfDestructingSolverStorable1188,SelfDestructingSolverStorable147,SelfDestructingSolverStorable1187,SelfDestructingSolverStorable140,SelfDestructingSolverStorable1197,SelfDestructingSolverStorable141,SelfDestructingSolverStorable1196,SelfDestructingSolverStorable142,SelfDestructingSolverStorable1195,SelfDestructingSolverStorable143,SelfDestructingSolverStorable1194,SelfDestructingSolverStorable1193,SelfDestructingSolverStorable1192,SelfDestructingSolverStorable1191,SelfDestructingSolverStorable1190,SelfDestructingSolverStorable137,SelfDestructingSolverStorable138,SelfDestructingSolverStorable139,SelfDestructingSolverStorable133,SelfDestructingSolverStorable134,SelfDestructingSolverStorable135,SelfDestructingSolverStorable1199,SelfDestructingSolverStorable136,SelfDestructingSolverStorable1198,SelfDestructingSolverStorable173,SelfDestructingSolverStorable1164,SelfDestructingSolverStorable2495,SelfDestructingSolverStorable174,SelfDestructingSolverStorable1163,SelfDestructingSolverStorable2494,SelfDestructingSolverStorable175,SelfDestructingSolverStorable1162,SelfDestructingSolverStorable2493,SelfDestructingSolverStorable176,SelfDestructingSolverStorable1161,SelfDestructingSolverStorable2492,SelfDestructingSolverStorable1160,SelfDestructingSolverStorable2491,SelfDestructingSolverStorable170,SelfDestructingSolverStorable2490,SelfDestructingSolverStorable171,SelfDestructingSolverStorable172,SelfDestructingSolverStorable1169,SelfDestructingSolverStorable166,SelfDestructingSolverStorable1168,SelfDestructingSolverStorable2499,SelfDestructingSolverStorable167,SelfDestructingSolverStorable1167,SelfDestructingSolverStorable2498,SelfDestructingSolverStorable168,SelfDestructingSolverStorable1166,SelfDestructingSolverStorable2497,SelfDestructingSolverStorable169,SelfDestructingSolverStorable1165,SelfDestructingSolverStorable2496,SelfDestructingSolverStorable162,SelfDestructingSolverStorable1175,SelfDestructingSolverStorable163,SelfDestructingSolverStorable1174,SelfDestructingSolverStorable164,SelfDestructingSolverStorable1173,SelfDestructingSolverStorable165,SelfDestructingSolverStorable1172,SelfDestructingSolverStorable1171,SelfDestructingSolverStorable1170,SelfDestructingSolverStorable160,SelfDestructingSolverStorable161,SelfDestructingSolverStorable159,SelfDestructingSolverStorable155,SelfDestructingSolverStorable1179,SelfDestructingSolverStorable156,SelfDestructingSolverStorable1178,SelfDestructingSolverStorable157,SelfDestructingSolverStorable1177,SelfDestructingSolverStorable158,SelfDestructingSolverStorable1176,SelfDestructingSolverStorable1142,SelfDestructingSolverStorable2473,SelfDestructingSolverStorable1141,SelfDestructingSolverStorable2472,SelfDestructingSolverStorable1140,SelfDestructingSolverStorable2471,SelfDestructingSolverStorable110,SelfDestructingSolverStorable2470,SelfDestructingSolverStorable108,SelfDestructingSolverStorable109,SelfDestructingSolverStorable104,SelfDestructingSolverStorable105,SelfDestructingSolverStorable1149,SelfDestructingSolverStorable106,SelfDestructingSolverStorable1148,SelfDestructingSolverStorable2479,SelfDestructingSolverStorable107,SelfDestructingSolverStorable1147,SelfDestructingSolverStorable2478,SelfDestructingSolverStorable100,SelfDestructingSolverStorable1146,SelfDestructingSolverStorable2477,SelfDestructingSolverStorable101,SelfDestructingSolverStorable1145,SelfDestructingSolverStorable2476,SelfDestructingSolverStorable102,SelfDestructingSolverStorable1144,SelfDestructingSolverStorable2475,SelfDestructingSolverStorable103,SelfDestructingSolverStorable1143,SelfDestructingSolverStorable2474,SelfDestructingSolverStorable1153,SelfDestructingSolverStorable2484,SelfDestructingSolverStorable1152,SelfDestructingSolverStorable2483,SelfDestructingSolverStorable1151,SelfDestructingSolverStorable2482,SelfDestructingSolverStorable1150,SelfDestructingSolverStorable2481,SelfDestructingSolverStorable2480,SelfDestructingSolverStorable1159,SelfDestructingSolverStorable1158,SelfDestructingSolverStorable2489,SelfDestructingSolverStorable1157,SelfDestructingSolverStorable2488,SelfDestructingSolverStorable1156,SelfDestructingSolverStorable2487,SelfDestructingSolverStorable1155,SelfDestructingSolverStorable2486,SelfDestructingSolverStorable1154,SelfDestructingSolverStorable2485,SelfDestructingSolverStorable1120,SelfDestructingSolverStorable2451,SelfDestructingSolverStorable130,SelfDestructingSolverStorable2450,SelfDestructingSolverStorable131,SelfDestructingSolverStorable132,SelfDestructingSolverStorable1129,SelfDestructingSolverStorable126,SelfDestructingSolverStorable1128,SelfDestructingSolverStorable2459,SelfDestructingSolverStorable127,SelfDestructingSolverStorable1127,SelfDestructingSolverStorable2458,SelfDestructingSolverStorable128,SelfDestructingSolverStorable1126,SelfDestructingSolverStorable2457,SelfDestructingSolverStorable129,SelfDestructingSolverStorable1125,SelfDestructingSolverStorable2456,SelfDestructingSolverStorable122,SelfDestructingSolverStorable1124,SelfDestructingSolverStorable2455,SelfDestructingSolverStorable123,SelfDestructingSolverStorable1123,SelfDestructingSolverStorable2454,SelfDestructingSolverStorable124,SelfDestructingSolverStorable1122,SelfDestructingSolverStorable2453,SelfDestructingSolverStorable125,SelfDestructingSolverStorable1121,SelfDestructingSolverStorable2452,SelfDestructingSolverStorable1131,SelfDestructingSolverStorable2462,SelfDestructingSolverStorable1130,SelfDestructingSolverStorable2461,SelfDestructingSolverStorable120,SelfDestructingSolverStorable2460,SelfDestructingSolverStorable121,SelfDestructingSolverStorable119,SelfDestructingSolverStorable115,SelfDestructingSolverStorable1139,SelfDestructingSolverStorable116,SelfDestructingSolverStorable1138,SelfDestructingSolverStorable2469,SelfDestructingSolverStorable117,SelfDestructingSolverStorable1137,SelfDestructingSolverStorable2468,SelfDestructingSolverStorable118,SelfDestructingSolverStorable1136,SelfDestructingSolverStorable2467,SelfDestructingSolverStorable111,SelfDestructingSolverStorable1135,SelfDestructingSolverStorable2466,SelfDestructingSolverStorable112,SelfDestructingSolverStorable1134,SelfDestructingSolverStorable2465,SelfDestructingSolverStorable113,SelfDestructingSolverStorable1133,SelfDestructingSolverStorable2464,SelfDestructingSolverStorable114,SelfDestructingSolverStorable1132,SelfDestructingSolverStorable2463,SelfDestructingSolverStorable2550,SelfDestructingSolverStorable1229,SelfDestructingSolverStorable1228,SelfDestructingSolverStorable2559,SelfDestructingSolverStorable1227,SelfDestructingSolverStorable2558,SelfDestructingSolverStorable1226,SelfDestructingSolverStorable2557,SelfDestructingSolverStorable1225,SelfDestructingSolverStorable2556,SelfDestructingSolverStorable1224,SelfDestructingSolverStorable2555,SelfDestructingSolverStorable1223,SelfDestructingSolverStorable2554,SelfDestructingSolverStorable1222,SelfDestructingSolverStorable2553,SelfDestructingSolverStorable1221,SelfDestructingSolverStorable2552,SelfDestructingSolverStorable1220,SelfDestructingSolverStorable2551,SelfDestructingSolverStorable1230,SelfDestructingSolverStorable2561,SelfDestructingSolverStorable2560,SelfDestructingSolverStorable1239,SelfDestructingSolverStorable896,SelfDestructingSolverStorable1238,SelfDestructingSolverStorable2569,SelfDestructingSolverStorable897,SelfDestructingSolverStorable1237,SelfDestructingSolverStorable2568,SelfDestructingSolverStorable898,SelfDestructingSolverStorable1236,SelfDestructingSolverStorable2567,SelfDestructingSolverStorable899,SelfDestructingSolverStorable1235,SelfDestructingSolverStorable2566,SelfDestructingSolverStorable892,SelfDestructingSolverStorable1234,SelfDestructingSolverStorable2565,SelfDestructingSolverStorable893,SelfDestructingSolverStorable1233,SelfDestructingSolverStorable2564,SelfDestructingSolverStorable894,SelfDestructingSolverStorable1232,SelfDestructingSolverStorable2563,SelfDestructingSolverStorable895,SelfDestructingSolverStorable1231,SelfDestructingSolverStorable2562,SelfDestructingSolverStorable1209,SelfDestructingSolverStorable1208,SelfDestructingSolverStorable2539,SelfDestructingSolverStorable1207,SelfDestructingSolverStorable2538,SelfDestructingSolverStorable1206,SelfDestructingSolverStorable2537,SelfDestructingSolverStorable1205,SelfDestructingSolverStorable2536,SelfDestructingSolverStorable1204,SelfDestructingSolverStorable2535,SelfDestructingSolverStorable1203,SelfDestructingSolverStorable2534,SelfDestructingSolverStorable1202,SelfDestructingSolverStorable2533,SelfDestructingSolverStorable1201,SelfDestructingSolverStorable2532,SelfDestructingSolverStorable1200,SelfDestructingSolverStorable2531,SelfDestructingSolverStorable2530,SelfDestructingSolverStorable1219,SelfDestructingSolverStorable1218,SelfDestructingSolverStorable2549,SelfDestructingSolverStorable1217,SelfDestructingSolverStorable2548,SelfDestructingSolverStorable1216,SelfDestructingSolverStorable2547,SelfDestructingSolverStorable1215,SelfDestructingSolverStorable2546,SelfDestructingSolverStorable1214,SelfDestructingSolverStorable2545,SelfDestructingSolverStorable1213,SelfDestructingSolverStorable2544,SelfDestructingSolverStorable1212,SelfDestructingSolverStorable2543,SelfDestructingSolverStorable1211,SelfDestructingSolverStorable2542,SelfDestructingSolverStorable1210,SelfDestructingSolverStorable2541,SelfDestructingSolverStorable2540,SelfDestructingSolverStorable2519,SelfDestructingSolverStorable867,SelfDestructingSolverStorable2518,SelfDestructingSolverStorable868,SelfDestructingSolverStorable2517,SelfDestructingSolverStorable869,SelfDestructingSolverStorable2516,SelfDestructingSolverStorable2515,SelfDestructingSolverStorable863,SelfDestructingSolverStorable2514,SelfDestructingSolverStorable864,SelfDestructingSolverStorable2513,SelfDestructingSolverStorable865,SelfDestructingSolverStorable2512,SelfDestructingSolverStorable866,SelfDestructingSolverStorable2511,SelfDestructingSolverStorable2510,SelfDestructingSolverStorable860,SelfDestructingSolverStorable861,SelfDestructingSolverStorable862,SelfDestructingSolverStorable856,SelfDestructingSolverStorable2529,SelfDestructingSolverStorable857,SelfDestructingSolverStorable2528,SelfDestructingSolverStorable858,SelfDestructingSolverStorable2527,SelfDestructingSolverStorable859,SelfDestructingSolverStorable2526,SelfDestructingSolverStorable852,SelfDestructingSolverStorable2525,SelfDestructingSolverStorable853,SelfDestructingSolverStorable2524,SelfDestructingSolverStorable854,SelfDestructingSolverStorable2523,SelfDestructingSolverStorable855,SelfDestructingSolverStorable2522,SelfDestructingSolverStorable2521,SelfDestructingSolverStorable2520,SelfDestructingSolverStorable850,SelfDestructingSolverStorable851,SelfDestructingSolverStorable890,SelfDestructingSolverStorable891,SelfDestructingSolverStorable889,SelfDestructingSolverStorable885,SelfDestructingSolverStorable886,SelfDestructingSolverStorable887,SelfDestructingSolverStorable888,SelfDestructingSolverStorable881,SelfDestructingSolverStorable882,SelfDestructingSolverStorable883,SelfDestructingSolverStorable884,SelfDestructingSolverStorable880,SelfDestructingSolverStorable2509,SelfDestructingSolverStorable2508,SelfDestructingSolverStorable878,SelfDestructingSolverStorable2507,SelfDestructingSolverStorable879,SelfDestructingSolverStorable2506,SelfDestructingSolverStorable2505,SelfDestructingSolverStorable2504,SelfDestructingSolverStorable874,SelfDestructingSolverStorable2503,SelfDestructingSolverStorable875,SelfDestructingSolverStorable2502,SelfDestructingSolverStorable876,SelfDestructingSolverStorable2501,SelfDestructingSolverStorable877,SelfDestructingSolverStorable2500,SelfDestructingSolverStorable870,SelfDestructingSolverStorable871,SelfDestructingSolverStorable872,SelfDestructingSolverStorable873,SelfDestructingSolverStorable827,SelfDestructingSolverStorable828,SelfDestructingSolverStorable829,SelfDestructingSolverStorable823,SelfDestructingSolverStorable824,SelfDestructingSolverStorable825,SelfDestructingSolverStorable826,SelfDestructingSolverStorable820,SelfDestructingSolverStorable821,SelfDestructingSolverStorable822,SelfDestructingSolverStorable816,SelfDestructingSolverStorable817,SelfDestructingSolverStorable818,SelfDestructingSolverStorable819,SelfDestructingSolverStorable812,SelfDestructingSolverStorable813,SelfDestructingSolverStorable814,SelfDestructingSolverStorable815,SelfDestructingSolverStorable810,SelfDestructingSolverStorable811,SelfDestructingSolverStorable849,SelfDestructingSolverStorable845,SelfDestructingSolverStorable846,SelfDestructingSolverStorable847,SelfDestructingSolverStorable848,SelfDestructingSolverStorable841,SelfDestructingSolverStorable842,SelfDestructingSolverStorable843,SelfDestructingSolverStorable844,SelfDestructingSolverStorable840,SelfDestructingSolverStorable838,SelfDestructingSolverStorable839,SelfDestructingSolverStorable834,SelfDestructingSolverStorable835,SelfDestructingSolverStorable836,SelfDestructingSolverStorable837,SelfDestructingSolverStorable830,SelfDestructingSolverStorable831,SelfDestructingSolverStorable832,SelfDestructingSolverStorable833,SelfDestructingSolverStorable809,SelfDestructingSolverStorable805,SelfDestructingSolverStorable806,SelfDestructingSolverStorable807,SelfDestructingSolverStorable808,SelfDestructingSolverStorable801,SelfDestructingSolverStorable802,SelfDestructingSolverStorable803,SelfDestructingSolverStorable804,SelfDestructingSolverStorable800,SelfDestructingSolverStorable3080,SelfDestructingSolverStorable3081,SelfDestructingSolverStorable3082,SelfDestructingSolverStorable3083,SelfDestructingSolverStorable3084,SelfDestructingSolverStorable3085,SelfDestructingSolverStorable3086,SelfDestructingSolverStorable3087,SelfDestructingSolverStorable3088,SelfDestructingSolverStorable3089,SelfDestructingSolverStorable3090,SelfDestructingSolverStorable3091,SelfDestructingSolverStorable3092,SelfDestructingSolverStorable3093,SelfDestructingSolverStorable3094,SelfDestructingSolverStorable3095,SelfDestructingSolverStorable3096,SelfDestructingSolverStorable3097,SelfDestructingSolverStorable3098,SelfDestructingSolverStorable3099,SelfDestructingSolverStorable3068,SelfDestructingSolverStorable3069,SelfDestructingSolverStorable3060,SelfDestructingSolverStorable3061,SelfDestructingSolverStorable3062,SelfDestructingSolverStorable3063,SelfDestructingSolverStorable3064,SelfDestructingSolverStorable3065,SelfDestructingSolverStorable3066,SelfDestructingSolverStorable3067,SelfDestructingSolverStorable3079,SelfDestructingSolverStorable3070,SelfDestructingSolverStorable3071,SelfDestructingSolverStorable3072,SelfDestructingSolverStorable3073,SelfDestructingSolverStorable3074,SelfDestructingSolverStorable3075,SelfDestructingSolverStorable3076,SelfDestructingSolverStorable3077,SelfDestructingSolverStorable3078,SelfDestructingSolverStorable3046,SelfDestructingSolverStorable3047,SelfDestructingSolverStorable3048,SelfDestructingSolverStorable3049,SelfDestructingSolverStorable3040,SelfDestructingSolverStorable3041,SelfDestructingSolverStorable3042,SelfDestructingSolverStorable3043,SelfDestructingSolverStorable3044,SelfDestructingSolverStorable3045,SelfDestructingSolverStorable3057,SelfDestructingSolverStorable3058,SelfDestructingSolverStorable3059,SelfDestructingSolverStorable3050,SelfDestructingSolverStorable3051,SelfDestructingSolverStorable3052,SelfDestructingSolverStorable3053,SelfDestructingSolverStorable3054,SelfDestructingSolverStorable3055,SelfDestructingSolverStorable3056,SelfDestructingSolverStorable3024,SelfDestructingSolverStorable3025,SelfDestructingSolverStorable3026,SelfDestructingSolverStorable3027,SelfDestructingSolverStorable3028,SelfDestructingSolverStorable3029,SelfDestructingSolverStorable3020,SelfDestructingSolverStorable3021,SelfDestructingSolverStorable3022,SelfDestructingSolverStorable3023,SelfDestructingSolverStorable3035,SelfDestructingSolverStorable3036,SelfDestructingSolverStorable3037,SelfDestructingSolverStorable3038,SelfDestructingSolverStorable3039,SelfDestructingSolverStorable3030,SelfDestructingSolverStorable3031,SelfDestructingSolverStorable3032,SelfDestructingSolverStorable3033,SelfDestructingSolverStorable3034,SelfDestructingSolverStorable3002,SelfDestructingSolverStorable3003,SelfDestructingSolverStorable3004,SelfDestructingSolverStorable3005,SelfDestructingSolverStorable3006,SelfDestructingSolverStorable3007,SelfDestructingSolverStorable3008,SelfDestructingSolverStorable3009,SelfDestructingSolverStorable3000,SelfDestructingSolverStorable3001,SelfDestructingSolverStorable3013,SelfDestructingSolverStorable3014,SelfDestructingSolverStorable3015,SelfDestructingSolverStorable3016,SelfDestructingSolverStorable3017,SelfDestructingSolverStorable3018,SelfDestructingSolverStorable3019,SelfDestructingSolverStorable3010,SelfDestructingSolverStorable3011,SelfDestructingSolverStorable3012,SelfDestructingSolverStorable1285,SelfDestructingSolverStorable1284,SelfDestructingSolverStorable1283,SelfDestructingSolverStorable1282,SelfDestructingSolverStorable1281,SelfDestructingSolverStorable1280,SelfDestructingSolverStorable1289,SelfDestructingSolverStorable1288,SelfDestructingSolverStorable1287,SelfDestructingSolverStorable1286,SelfDestructingSolverStorable1296,SelfDestructingSolverStorable1295,SelfDestructingSolverStorable1294,SelfDestructingSolverStorable1293,SelfDestructingSolverStorable1292,SelfDestructingSolverStorable1291,SelfDestructingSolverStorable1290,SelfDestructingSolverStorable1299,SelfDestructingSolverStorable1298,SelfDestructingSolverStorable1297,SelfDestructingSolverStorable1263,SelfDestructingSolverStorable2594,SelfDestructingSolverStorable1262,SelfDestructingSolverStorable2593,SelfDestructingSolverStorable1261,SelfDestructingSolverStorable2592,SelfDestructingSolverStorable1260,SelfDestructingSolverStorable2591,SelfDestructingSolverStorable2590,SelfDestructingSolverStorable1269,SelfDestructingSolverStorable1268,SelfDestructingSolverStorable2599,SelfDestructingSolverStorable1267,SelfDestructingSolverStorable2598,SelfDestructingSolverStorable1266,SelfDestructingSolverStorable2597,SelfDestructingSolverStorable1265,SelfDestructingSolverStorable2596,SelfDestructingSolverStorable1264,SelfDestructingSolverStorable2595,SelfDestructingSolverStorable1274,SelfDestructingSolverStorable1273,SelfDestructingSolverStorable1272,SelfDestructingSolverStorable1271,SelfDestructingSolverStorable1270,SelfDestructingSolverStorable1279,SelfDestructingSolverStorable1278,SelfDestructingSolverStorable1277,SelfDestructingSolverStorable1276,SelfDestructingSolverStorable1275,SelfDestructingSolverStorable1241,SelfDestructingSolverStorable2572,SelfDestructingSolverStorable1240,SelfDestructingSolverStorable2571,SelfDestructingSolverStorable2570,SelfDestructingSolverStorable1249,SelfDestructingSolverStorable1248,SelfDestructingSolverStorable2579,SelfDestructingSolverStorable1247,SelfDestructingSolverStorable2578,SelfDestructingSolverStorable1246,SelfDestructingSolverStorable2577,SelfDestructingSolverStorable1245,SelfDestructingSolverStorable2576,SelfDestructingSolverStorable1244,SelfDestructingSolverStorable2575,SelfDestructingSolverStorable1243,SelfDestructingSolverStorable2574,SelfDestructingSolverStorable1242,SelfDestructingSolverStorable2573,SelfDestructingSolverStorable1252,SelfDestructingSolverStorable2583,SelfDestructingSolverStorable1251,SelfDestructingSolverStorable2582,SelfDestructingSolverStorable1250,SelfDestructingSolverStorable2581,SelfDestructingSolverStorable2580,SelfDestructingSolverStorable1259,SelfDestructingSolverStorable1258,SelfDestructingSolverStorable2589,SelfDestructingSolverStorable1257,SelfDestructingSolverStorable2588,SelfDestructingSolverStorable1256,SelfDestructingSolverStorable2587,SelfDestructingSolverStorable1255,SelfDestructingSolverStorable2586,SelfDestructingSolverStorable1254,SelfDestructingSolverStorable2585,SelfDestructingSolverStorable1253,SelfDestructingSolverStorable2584 [2024-04-27 09:29:16,942 WARN L340 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (1)] Timeout while monitored process is still running, waiting 1000 ms for graceful end [2024-04-27 09:29:16,942 WARN L340 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:1000 (2)] Timeout while monitored process is still running, waiting 1000 ms for graceful end [2024-04-27 09:29:16,948 WARN L619 AbstractCegarLoop]: Verification canceled: while SimplifyDDAWithTimeout was simplifying term of DAG size 10 for 1ms.. [2024-04-27 09:29:16,951 INFO L805 garLoopResultBuilder]: Registering result TIMEOUT for location ULTIMATE.startErr0ASSERT_VIOLATIONASSERT (5 of 6 remaining) [2024-04-27 09:29:16,951 INFO L805 garLoopResultBuilder]: Registering result TIMEOUT for location ULTIMATE.startErr0INUSE_VIOLATIONSUFFICIENT_THREAD_INSTANCES (4 of 6 remaining) [2024-04-27 09:29:16,951 INFO L805 garLoopResultBuilder]: Registering result TIMEOUT for location ULTIMATE.startErr1INUSE_VIOLATIONSUFFICIENT_THREAD_INSTANCES (3 of 6 remaining) [2024-04-27 09:29:16,951 INFO L805 garLoopResultBuilder]: Registering result TIMEOUT for location ULTIMATE.startErr2INUSE_VIOLATIONSUFFICIENT_THREAD_INSTANCES (2 of 6 remaining) [2024-04-27 09:29:16,952 INFO L805 garLoopResultBuilder]: Registering result TIMEOUT for location ULTIMATE.startErr3INUSE_VIOLATIONSUFFICIENT_THREAD_INSTANCES (1 of 6 remaining) [2024-04-27 09:29:16,952 INFO L805 garLoopResultBuilder]: Registering result TIMEOUT for location ULTIMATE.startErr4INUSE_VIOLATIONSUFFICIENT_THREAD_INSTANCES (0 of 6 remaining) [2024-04-27 09:29:16,965 INFO L448 BasicCegarLoop]: Path program histogram: [386, 94, 80, 80, 74, 70, 70, 52, 52, 50, 50, 42, 42, 30, 30, 28, 28, 24, 24, 24, 16, 16, 16, 16, 16, 16, 16, 14, 14, 14, 14, 14, 14, 12, 12, 11, 11, 11, 11, 8, 8, 8, 8, 8, 8, 8, 8, 8, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 5, 5, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1] [2024-04-27 09:29:16,965 FATAL L? ?]: The Plugin de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction has thrown an exception: java.lang.AssertionError: clock still running: ConditionalCommutativityCheckTime at de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.CegarLoopStatisticsGenerator.getValue(CegarLoopStatisticsGenerator.java:162) at de.uni_freiburg.informatik.ultimate.util.statistics.StatisticsData.aggregateBenchmarkData(StatisticsData.java:60) at de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionStarter.executeCegarLoop(TraceAbstractionStarter.java:418) at de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionStarter.analyseProgram(TraceAbstractionStarter.java:302) at de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionStarter.analyseConcurrentProgram(TraceAbstractionStarter.java:225) at de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionStarter.runCegarLoops(TraceAbstractionStarter.java:173) at de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionStarter.(TraceAbstractionStarter.java:154) at de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver.finish(TraceAbstractionObserver.java:124) at de.uni_freiburg.informatik.ultimate.core.coreplugin.PluginConnector.runObserver(PluginConnector.java:167) at de.uni_freiburg.informatik.ultimate.core.coreplugin.PluginConnector.runTool(PluginConnector.java:150) at de.uni_freiburg.informatik.ultimate.core.coreplugin.PluginConnector.run(PluginConnector.java:127) at de.uni_freiburg.informatik.ultimate.core.coreplugin.ToolchainWalker.executePluginConnector(ToolchainWalker.java:233) at de.uni_freiburg.informatik.ultimate.core.coreplugin.ToolchainWalker.processPlugin(ToolchainWalker.java:227) at de.uni_freiburg.informatik.ultimate.core.coreplugin.ToolchainWalker.walkUnprotected(ToolchainWalker.java:144) at de.uni_freiburg.informatik.ultimate.core.coreplugin.ToolchainWalker.walk(ToolchainWalker.java:106) at de.uni_freiburg.informatik.ultimate.core.coreplugin.ToolchainManager$Toolchain.processToolchain(ToolchainManager.java:319) at de.uni_freiburg.informatik.ultimate.core.coreplugin.toolchain.DefaultToolchainJob.run(DefaultToolchainJob.java:145) at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [2024-04-27 09:29:16,975 INFO L158 Benchmark]: Toolchain (without parser) took 640620.25ms. Allocated memory was 178.3MB in the beginning and 3.6GB in the end (delta: 3.4GB). Free memory was 151.3MB in the beginning and 503.8MB in the end (delta: -352.6MB). Peak memory consumption was 3.0GB. Max. memory is 8.0GB. [2024-04-27 09:29:16,975 INFO L158 Benchmark]: Boogie PL CUP Parser took 0.16ms. Allocated memory is still 178.3MB. Free memory is still 152.4MB. There was no memory consumed. Max. memory is 8.0GB. [2024-04-27 09:29:16,976 INFO L158 Benchmark]: Boogie Procedure Inliner took 19.38ms. Allocated memory is still 178.3MB. Free memory was 151.1MB in the beginning and 149.6MB in the end (delta: 1.6MB). Peak memory consumption was 1.0MB. Max. memory is 8.0GB. [2024-04-27 09:29:16,976 INFO L158 Benchmark]: Boogie Preprocessor took 12.83ms. Allocated memory is still 178.3MB. Free memory was 149.6MB in the beginning and 148.5MB in the end (delta: 1.1MB). Peak memory consumption was 1.0MB. Max. memory is 8.0GB. [2024-04-27 09:29:16,976 INFO L158 Benchmark]: RCFGBuilder took 241.44ms. Allocated memory is still 178.3MB. Free memory was 148.4MB in the beginning and 137.1MB in the end (delta: 11.3MB). Peak memory consumption was 11.5MB. Max. memory is 8.0GB. [2024-04-27 09:29:16,976 INFO L158 Benchmark]: TraceAbstraction took 640341.61ms. Allocated memory was 178.3MB in the beginning and 3.6GB in the end (delta: 3.4GB). Free memory was 135.9MB in the beginning and 503.8MB in the end (delta: -368.0MB). Peak memory consumption was 3.0GB. Max. memory is 8.0GB. [2024-04-27 09:29:16,976 INFO L338 ainManager$Toolchain]: ####################### End [Toolchain 1] ####################### --- Results --- * Results from de.uni_freiburg.informatik.ultimate.core: - StatisticsResult: Toolchain Benchmarks Benchmark results are: * Boogie PL CUP Parser took 0.16ms. Allocated memory is still 178.3MB. Free memory is still 152.4MB. There was no memory consumed. Max. memory is 8.0GB. * Boogie Procedure Inliner took 19.38ms. Allocated memory is still 178.3MB. Free memory was 151.1MB in the beginning and 149.6MB in the end (delta: 1.6MB). Peak memory consumption was 1.0MB. Max. memory is 8.0GB. * Boogie Preprocessor took 12.83ms. Allocated memory is still 178.3MB. Free memory was 149.6MB in the beginning and 148.5MB in the end (delta: 1.1MB). Peak memory consumption was 1.0MB. Max. memory is 8.0GB. * RCFGBuilder took 241.44ms. Allocated memory is still 178.3MB. Free memory was 148.4MB in the beginning and 137.1MB in the end (delta: 11.3MB). Peak memory consumption was 11.5MB. Max. memory is 8.0GB. * TraceAbstraction took 640341.61ms. Allocated memory was 178.3MB in the beginning and 3.6GB in the end (delta: 3.4GB). Free memory was 135.9MB in the beginning and 503.8MB in the end (delta: -368.0MB). Peak memory consumption was 3.0GB. Max. memory is 8.0GB. * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: - StatisticsResult: Independence relation #1 benchmarks ThreadSeparatingIndependenceRelation.Independence Queries: [ total: 198642, independent: 170189, independent conditional: 169956, independent unconditional: 233, dependent: 28453, dependent conditional: 28411, dependent unconditional: 42, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , ThreadSeparatingIndependenceRelation.Statistics on underlying relation: UnionIndependenceRelation.Independence Queries: [ total: 173439, independent: 170189, independent conditional: 169956, independent unconditional: 233, dependent: 3250, dependent conditional: 3250, dependent unconditional: 0, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , UnionIndependenceRelation.Statistics on underlying relations: [ ConditionTransformingIndependenceRelation.Independence Queries: [ total: 173439, independent: 170189, independent conditional: 169956, independent unconditional: 233, dependent: 3250, dependent conditional: 3250, dependent unconditional: 0, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , ConditionTransformingIndependenceRelation.Statistics on underlying relation: DisjunctiveConditionalIndependenceRelation.Independence Queries: [ total: 173439, independent: 170189, independent conditional: 169956, independent unconditional: 233, dependent: 3250, dependent conditional: 3250, dependent unconditional: 0, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , DisjunctiveConditionalIndependenceRelation.Statistics on underlying relation: ConditionTransformingIndependenceRelation.Independence Queries: [ total: 179453, independent: 170189, independent conditional: 96879, independent unconditional: 73310, dependent: 9264, dependent conditional: 6690, dependent unconditional: 2574, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , ConditionTransformingIndependenceRelation.Statistics on underlying relation: SemanticConditionEliminator.Independence Queries: [ total: 179453, independent: 170189, independent conditional: 49310, independent unconditional: 120879, dependent: 9264, dependent conditional: 3108, dependent unconditional: 6156, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , SemanticConditionEliminator.Statistics on underlying relation: CachedIndependenceRelation.Independence Queries: [ total: 179453, independent: 170189, independent conditional: 49310, independent unconditional: 120879, dependent: 9264, dependent conditional: 3108, dependent unconditional: 6156, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , CachedIndependenceRelation.Statistics on underlying relation: UnionIndependenceRelation.Independence Queries: [ total: 356, independent: 325, independent conditional: 36, independent unconditional: 289, dependent: 31, dependent conditional: 23, dependent unconditional: 8, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , UnionIndependenceRelation.Statistics on underlying relations: [ SyntacticIndependenceRelation.Independence Queries: [ total: 356, independent: 323, independent conditional: 0, independent unconditional: 323, dependent: 33, dependent conditional: 0, dependent unconditional: 33, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , ProtectedIndependenceRelation.Independence Queries: [ total: 33, independent: 2, independent conditional: 0, independent unconditional: 2, dependent: 31, dependent conditional: 23, dependent unconditional: 8, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , ProtectedIndependenceRelation.Statistics on underlying relation: SemanticIndependenceRelation.Independence Queries: [ total: 33, independent: 2, independent conditional: 0, independent unconditional: 2, dependent: 31, dependent conditional: 23, dependent unconditional: 8, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , SemanticIndependenceRelation.Query Time [ms]: [ total: 106, independent: 48, independent conditional: 0, independent unconditional: 48, dependent: 59, dependent conditional: 41, dependent unconditional: 18, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , Protected Queries: 0 ], Cache Queries: [ total: 179453, independent: 169864, independent conditional: 49274, independent unconditional: 120590, dependent: 9233, dependent conditional: 3085, dependent unconditional: 6148, unknown: 356, unknown conditional: 59, unknown unconditional: 297] , Statistics on independence cache: Total cache size (in pairs): 356, Positive cache size: 325, Positive conditional cache size: 36, Positive unconditional cache size: 289, Negative cache size: 31, Negative conditional cache size: 23, Negative unconditional cache size: 8, Unknown cache size: 0, Unknown conditional cache size: 0, Unknown unconditional cache size: 0, Eliminated conditions: 51151, Maximal queried relation: 4, ConditionTransformingIndependenceRelation.Independence Queries: [ total: 179453, independent: 170189, independent conditional: 96879, independent unconditional: 73310, dependent: 9264, dependent conditional: 6690, dependent unconditional: 2574, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , ConditionTransformingIndependenceRelation.Statistics on underlying relation: SemanticConditionEliminator.Independence Queries: [ total: 179453, independent: 170189, independent conditional: 49310, independent unconditional: 120879, dependent: 9264, dependent conditional: 3108, dependent unconditional: 6156, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , SemanticConditionEliminator.Statistics on underlying relation: CachedIndependenceRelation.Independence Queries: [ total: 179453, independent: 170189, independent conditional: 49310, independent unconditional: 120879, dependent: 9264, dependent conditional: 3108, dependent unconditional: 6156, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , CachedIndependenceRelation.Statistics on underlying relation: UnionIndependenceRelation.Independence Queries: [ total: 356, independent: 325, independent conditional: 36, independent unconditional: 289, dependent: 31, dependent conditional: 23, dependent unconditional: 8, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , UnionIndependenceRelation.Statistics on underlying relations: [ SyntacticIndependenceRelation.Independence Queries: [ total: 356, independent: 323, independent conditional: 0, independent unconditional: 323, dependent: 33, dependent conditional: 0, dependent unconditional: 33, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , ProtectedIndependenceRelation.Independence Queries: [ total: 33, independent: 2, independent conditional: 0, independent unconditional: 2, dependent: 31, dependent conditional: 23, dependent unconditional: 8, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , ProtectedIndependenceRelation.Statistics on underlying relation: SemanticIndependenceRelation.Independence Queries: [ total: 33, independent: 2, independent conditional: 0, independent unconditional: 2, dependent: 31, dependent conditional: 23, dependent unconditional: 8, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , SemanticIndependenceRelation.Query Time [ms]: [ total: 106, independent: 48, independent conditional: 0, independent unconditional: 48, dependent: 59, dependent conditional: 41, dependent unconditional: 18, unknown: 0, unknown conditional: 0, unknown unconditional: 0] , Protected Queries: 0 ], Cache Queries: [ total: 179453, independent: 169864, independent conditional: 49274, independent unconditional: 120590, dependent: 9233, dependent conditional: 3085, dependent unconditional: 6148, unknown: 356, unknown conditional: 59, unknown unconditional: 297] , Statistics on independence cache: Total cache size (in pairs): 356, Positive cache size: 325, Positive conditional cache size: 36, Positive unconditional cache size: 289, Negative cache size: 31, Negative conditional cache size: 23, Negative unconditional cache size: 8, Unknown cache size: 0, Unknown conditional cache size: 0, Unknown unconditional cache size: 0, Eliminated conditions: 51151 ], Independence queries for same thread: 25203 - ExceptionOrErrorResult: AssertionError: clock still running: ConditionalCommutativityCheckTime de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: AssertionError: clock still running: ConditionalCommutativityCheckTime: de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.CegarLoopStatisticsGenerator.getValue(CegarLoopStatisticsGenerator.java:162) RESULT: Ultimate could not prove your program: Toolchain returned no result. Completed graceful shutdown [2024-04-27 09:29:17,008 INFO L540 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:1000 (2)] Forceful destruction successful, exit code 0 [2024-04-27 09:29:17,397 WARN L435 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (1)] Forcibly destroying the process [2024-04-27 09:29:17,454 INFO L540 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (1)] Forceful destruction successful, exit code 137 !SESSION 2024-04-27 09:18:33.792 ----------------------------------------------- eclipse.buildId=unknown java.version=11.0.12 java.vendor=Oracle Corporation BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US Framework arguments: -ultimatedata ./data -s ../benchexec/../../../trunk/examples/settings/gemcutter/NewStatesSleep.epf --traceabstraction.dfs.order.used.in.por LOOP_LOCKSTEP --traceabstraction.additional.conditional.commutativity.checking DFS --traceabstraction.criterion.for.conditional.commutativity.checking DEFAULT -tc ../benchexec/../../../trunk/examples/toolchains/AutomizerBplInline.xml -i ../../../trunk/examples/concurrent/bpl/weaver-benchmarks/generated/popl20/min-max-inc-dec.wvr.bpl Command-line arguments: -data @noDefault -ultimatedata ./data -s ../benchexec/../../../trunk/examples/settings/gemcutter/NewStatesSleep.epf --traceabstraction.dfs.order.used.in.por LOOP_LOCKSTEP --traceabstraction.additional.conditional.commutativity.checking DFS --traceabstraction.criterion.for.conditional.commutativity.checking DEFAULT -tc ../benchexec/../../../trunk/examples/toolchains/AutomizerBplInline.xml -i ../../../trunk/examples/concurrent/bpl/weaver-benchmarks/generated/popl20/min-max-inc-dec.wvr.bpl !ENTRY org.eclipse.osgi 4 0 2024-04-27 09:29:17.483 !MESSAGE Application error !STACK 1 org.eclipse.core.internal.resources.ResourceException(/)[568]: java.io.FileNotFoundException: /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/data/a62b5fe1e/.metadata/.plugins/org.eclipse.core.resources/.root/1.tree (No such file or directory) at java.base/java.io.FileOutputStream.open0(Native Method) at java.base/java.io.FileOutputStream.open(FileOutputStream.java:298) at java.base/java.io.FileOutputStream.(FileOutputStream.java:237) at java.base/java.io.FileOutputStream.(FileOutputStream.java:187) at org.eclipse.core.internal.localstore.SafeFileOutputStream.(SafeFileOutputStream.java:55) at org.eclipse.core.internal.resources.SaveManager.saveTree(SaveManager.java:1381) at org.eclipse.core.internal.resources.SaveManager.save(SaveManager.java:1168) at org.eclipse.core.internal.resources.Workspace.save(Workspace.java:2333) at org.eclipse.core.internal.resources.Workspace.save(Workspace.java:2322) at de.uni_freiburg.informatik.ultimate.core.coreplugin.UltimateCore.start(UltimateCore.java:190) at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203) at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134) at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104) at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401) at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255) at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method) at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62) at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43) at java.base/java.lang.reflect.Method.invoke(Method.java:566) at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657) at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594) at org.eclipse.equinox.launcher.Main.run(Main.java:1465) at org.eclipse.equinox.launcher.Main.main(Main.java:1438) An error has occurred. See the log file /storage/repos/ultimate/releaseScripts/default/UGemCutter-linux/data/a62b5fe1e/.metadata/.log.