/usr/bin/java -ea -Xmx8000000000 -Xss4m -jar ./plugins/org.eclipse.equinox.launcher_1.5.800.v20200727-1323.jar -data @noDefault -ultimatedata ./data --core.log.level.for.class de.uni_freiburg.informatik.ultimate.lib.smtlibutils.quantifier.QuantifierPusher=WARN -tc ../../../trunk/examples/toolchains/AutomizerCTransformed.xml -s ../../../trunk/examples/settings/automizer/LoopAccelerationJordanC.epf -i ../../../trunk/examples/svcomp/loop-invgen/seq-3.i -------------------------------------------------------------------------------- This is Ultimate 0.2.2-dev-fb4f59a-m [2022-04-27 16:16:54,920 INFO L177 SettingsManager]: Resetting all preferences to default values... [2022-04-27 16:16:54,921 INFO L181 SettingsManager]: Resetting UltimateCore preferences to default values [2022-04-27 16:16:54,963 INFO L184 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2022-04-27 16:16:54,964 INFO L181 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2022-04-27 16:16:54,965 INFO L181 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2022-04-27 16:16:54,966 INFO L181 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2022-04-27 16:16:54,967 INFO L181 SettingsManager]: Resetting LassoRanker preferences to default values [2022-04-27 16:16:54,968 INFO L181 SettingsManager]: Resetting Reaching Definitions preferences to default values [2022-04-27 16:16:54,969 INFO L181 SettingsManager]: Resetting SyntaxChecker preferences to default values [2022-04-27 16:16:54,969 INFO L181 SettingsManager]: Resetting Sifa preferences to default values [2022-04-27 16:16:54,970 INFO L184 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2022-04-27 16:16:54,970 INFO L181 SettingsManager]: Resetting LTL2Aut preferences to default values [2022-04-27 16:16:54,971 INFO L181 SettingsManager]: Resetting PEA to Boogie preferences to default values [2022-04-27 16:16:54,972 INFO L181 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2022-04-27 16:16:54,972 INFO L181 SettingsManager]: Resetting ChcToBoogie preferences to default values [2022-04-27 16:16:54,973 INFO L181 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2022-04-27 16:16:54,974 INFO L181 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2022-04-27 16:16:54,975 INFO L181 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2022-04-27 16:16:54,976 INFO L181 SettingsManager]: Resetting CodeCheck preferences to default values [2022-04-27 16:16:54,977 INFO L181 SettingsManager]: Resetting HornVerifier preferences to default values [2022-04-27 16:16:54,978 INFO L181 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2022-04-27 16:16:54,979 INFO L181 SettingsManager]: Resetting RCFGBuilder preferences to default values [2022-04-27 16:16:54,980 INFO L181 SettingsManager]: Resetting Referee preferences to default values [2022-04-27 16:16:54,980 INFO L181 SettingsManager]: Resetting TraceAbstraction preferences to default values [2022-04-27 16:16:54,983 INFO L184 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2022-04-27 16:16:54,983 INFO L184 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2022-04-27 16:16:54,983 INFO L181 SettingsManager]: Resetting TreeAutomizer preferences to default values [2022-04-27 16:16:54,984 INFO L181 SettingsManager]: Resetting IcfgToChc preferences to default values [2022-04-27 16:16:54,984 INFO L181 SettingsManager]: Resetting IcfgTransformer preferences to default values [2022-04-27 16:16:54,985 INFO L184 SettingsManager]: ReqToTest provides no preferences, ignoring... [2022-04-27 16:16:54,985 INFO L181 SettingsManager]: Resetting Boogie Printer preferences to default values [2022-04-27 16:16:54,985 INFO L181 SettingsManager]: Resetting ChcSmtPrinter preferences to default values [2022-04-27 16:16:54,986 INFO L181 SettingsManager]: Resetting ReqPrinter preferences to default values [2022-04-27 16:16:54,986 INFO L181 SettingsManager]: Resetting Witness Printer preferences to default values [2022-04-27 16:16:54,987 INFO L184 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2022-04-27 16:16:54,987 INFO L181 SettingsManager]: Resetting CDTParser preferences to default values [2022-04-27 16:16:54,988 INFO L184 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2022-04-27 16:16:54,988 INFO L184 SettingsManager]: ReqParser provides no preferences, ignoring... [2022-04-27 16:16:54,988 INFO L181 SettingsManager]: Resetting SmtParser preferences to default values [2022-04-27 16:16:54,988 INFO L181 SettingsManager]: Resetting Witness Parser preferences to default values [2022-04-27 16:16:54,989 INFO L188 SettingsManager]: Finished resetting all preferences to default values... [2022-04-27 16:16:54,989 INFO L101 SettingsManager]: Beginning loading settings from /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/settings/automizer/LoopAccelerationJordanC.epf [2022-04-27 16:16:54,995 INFO L113 SettingsManager]: Loading preferences was successful [2022-04-27 16:16:54,995 INFO L115 SettingsManager]: Preferences different from defaults after loading the file: [2022-04-27 16:16:54,996 INFO L136 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2022-04-27 16:16:54,996 INFO L138 SettingsManager]: * sizeof long=4 [2022-04-27 16:16:54,996 INFO L138 SettingsManager]: * Overapproximate operations on floating types=true [2022-04-27 16:16:54,996 INFO L138 SettingsManager]: * sizeof POINTER=4 [2022-04-27 16:16:54,996 INFO L138 SettingsManager]: * Check division by zero=IGNORE [2022-04-27 16:16:54,996 INFO L138 SettingsManager]: * Pointer to allocated memory at dereference=IGNORE [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * Check array bounds for arrays that are off heap=IGNORE [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * sizeof long double=12 [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * Check if freed pointer was valid=false [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * Use constant arrays=true [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * Pointer base address is valid at dereference=IGNORE [2022-04-27 16:16:54,997 INFO L136 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * Size of a code block=SequenceOfStatements [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * To the following directory=./dump/ [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * SMT solver=External_DefaultMode [2022-04-27 16:16:54,997 INFO L138 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2022-04-27 16:16:54,997 INFO L136 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2022-04-27 16:16:54,998 INFO L138 SettingsManager]: * Trace refinement strategy=CAMEL [2022-04-27 16:16:54,998 INFO L136 SettingsManager]: Preferences of IcfgTransformer differ from their defaults: [2022-04-27 16:16:54,998 INFO L138 SettingsManager]: * TransformationType=LOOP_ACCELERATION_JORDAN WARNING: An illegal reflective access operation has occurred WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int) WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations WARNING: All illegal access operations will be denied in a future release Applying setting for plugin de.uni_freiburg.informatik.ultimate.core: Log level for class -> de.uni_freiburg.informatik.ultimate.lib.smtlibutils.quantifier.QuantifierPusher=WARN; [2022-04-27 16:16:55,197 INFO L75 nceAwareModelManager]: Repository-Root is: /tmp [2022-04-27 16:16:55,213 INFO L261 ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized [2022-04-27 16:16:55,215 INFO L217 ainManager$Toolchain]: [Toolchain 1]: Toolchain selected. [2022-04-27 16:16:55,215 INFO L271 PluginConnector]: Initializing CDTParser... [2022-04-27 16:16:55,217 INFO L275 PluginConnector]: CDTParser initialized [2022-04-27 16:16:55,218 INFO L432 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/svcomp/loop-invgen/seq-3.i [2022-04-27 16:16:55,266 INFO L220 CDTParser]: Created temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/009fe107c/e6fc454c1e0d4330ad1426e5374354b9/FLAG43ba43906 [2022-04-27 16:16:55,653 INFO L306 CDTParser]: Found 1 translation units. [2022-04-27 16:16:55,654 INFO L160 CDTParser]: Scanning /storage/repos/ultimate/trunk/examples/svcomp/loop-invgen/seq-3.i [2022-04-27 16:16:55,659 INFO L349 CDTParser]: About to delete temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/009fe107c/e6fc454c1e0d4330ad1426e5374354b9/FLAG43ba43906 [2022-04-27 16:16:55,669 INFO L357 CDTParser]: Successfully deleted /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/009fe107c/e6fc454c1e0d4330ad1426e5374354b9 [2022-04-27 16:16:55,671 INFO L299 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2022-04-27 16:16:55,673 INFO L131 ToolchainWalker]: Walking toolchain with 5 elements. [2022-04-27 16:16:55,675 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2022-04-27 16:16:55,675 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2022-04-27 16:16:55,678 INFO L275 PluginConnector]: CACSL2BoogieTranslator initialized [2022-04-27 16:16:55,681 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,682 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@313573f1 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55, skipping insertion in model container [2022-04-27 16:16:55,682 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,687 INFO L145 MainTranslator]: Starting translation in SV-COMP mode [2022-04-27 16:16:55,697 INFO L178 MainTranslator]: Built tables and reachable declarations [2022-04-27 16:16:55,860 WARN L230 ndardFunctionHandler]: Function reach_error is already implemented but we override the implementation for the call at /storage/repos/ultimate/trunk/examples/svcomp/loop-invgen/seq-3.i[893,906] [2022-04-27 16:16:55,879 INFO L210 PostProcessor]: Analyzing one entry point: main [2022-04-27 16:16:55,885 INFO L203 MainTranslator]: Completed pre-run [2022-04-27 16:16:55,899 WARN L230 ndardFunctionHandler]: Function reach_error is already implemented but we override the implementation for the call at /storage/repos/ultimate/trunk/examples/svcomp/loop-invgen/seq-3.i[893,906] [2022-04-27 16:16:55,906 INFO L210 PostProcessor]: Analyzing one entry point: main [2022-04-27 16:16:55,918 INFO L208 MainTranslator]: Completed translation [2022-04-27 16:16:55,918 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55 WrapperNode [2022-04-27 16:16:55,918 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2022-04-27 16:16:55,919 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2022-04-27 16:16:55,919 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2022-04-27 16:16:55,919 INFO L275 PluginConnector]: Boogie Preprocessor initialized [2022-04-27 16:16:55,926 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,926 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,931 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,932 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,943 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,948 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,952 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,956 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2022-04-27 16:16:55,957 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2022-04-27 16:16:55,957 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2022-04-27 16:16:55,957 INFO L275 PluginConnector]: RCFGBuilder initialized [2022-04-27 16:16:55,957 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (1/1) ... [2022-04-27 16:16:55,968 INFO L173 SolverBuilder]: Constructing external solver with command: z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2022-04-27 16:16:55,975 INFO L189 MonitoredProcess]: No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 [2022-04-27 16:16:55,984 INFO L229 MonitoredProcess]: Starting monitored process 1 with /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) [2022-04-27 16:16:55,994 INFO L327 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (1)] Waiting until timeout for monitored process [2022-04-27 16:16:56,007 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2022-04-27 16:16:56,007 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2022-04-27 16:16:56,007 INFO L138 BoogieDeclarations]: Found implementation of procedure reach_error [2022-04-27 16:16:56,007 INFO L138 BoogieDeclarations]: Found implementation of procedure assume_abort_if_not [2022-04-27 16:16:56,007 INFO L138 BoogieDeclarations]: Found implementation of procedure __VERIFIER_assert [2022-04-27 16:16:56,007 INFO L138 BoogieDeclarations]: Found implementation of procedure main [2022-04-27 16:16:56,008 INFO L130 BoogieDeclarations]: Found specification of procedure abort [2022-04-27 16:16:56,008 INFO L130 BoogieDeclarations]: Found specification of procedure __assert_fail [2022-04-27 16:16:56,008 INFO L130 BoogieDeclarations]: Found specification of procedure __assert_perror_fail [2022-04-27 16:16:56,008 INFO L130 BoogieDeclarations]: Found specification of procedure __assert [2022-04-27 16:16:56,009 INFO L130 BoogieDeclarations]: Found specification of procedure reach_error [2022-04-27 16:16:56,009 INFO L130 BoogieDeclarations]: Found specification of procedure #Ultimate.allocInit [2022-04-27 16:16:56,009 INFO L130 BoogieDeclarations]: Found specification of procedure assume_abort_if_not [2022-04-27 16:16:56,009 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_assert [2022-04-27 16:16:56,010 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_int [2022-04-27 16:16:56,010 INFO L130 BoogieDeclarations]: Found specification of procedure main [2022-04-27 16:16:56,010 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2022-04-27 16:16:56,010 INFO L130 BoogieDeclarations]: Found specification of procedure write~init~int [2022-04-27 16:16:56,010 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2022-04-27 16:16:56,011 INFO L130 BoogieDeclarations]: Found specification of procedure write~int [2022-04-27 16:16:56,011 INFO L130 BoogieDeclarations]: Found specification of procedure read~int [2022-04-27 16:16:56,011 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc [2022-04-27 16:16:56,054 INFO L234 CfgBuilder]: Building ICFG [2022-04-27 16:16:56,055 INFO L260 CfgBuilder]: Building CFG for each procedure with an implementation [2022-04-27 16:16:56,253 INFO L275 CfgBuilder]: Performing block encoding [2022-04-27 16:16:56,257 INFO L294 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2022-04-27 16:16:56,257 INFO L299 CfgBuilder]: Removed 3 assume(true) statements. [2022-04-27 16:16:56,259 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 27.04 04:16:56 BoogieIcfgContainer [2022-04-27 16:16:56,259 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2022-04-27 16:16:56,259 INFO L113 PluginConnector]: ------------------------IcfgTransformer---------------------------- [2022-04-27 16:16:56,259 INFO L271 PluginConnector]: Initializing IcfgTransformer... [2022-04-27 16:16:56,260 INFO L275 PluginConnector]: IcfgTransformer initialized [2022-04-27 16:16:56,262 INFO L185 PluginConnector]: Executing the observer IcfgTransformationObserver from plugin IcfgTransformer for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 27.04 04:16:56" (1/1) ... [2022-04-27 16:16:56,263 INFO L168 ansformationObserver]: Applying ICFG transformation LOOP_ACCELERATION_JORDAN [2022-04-27 16:16:56,620 INFO L89 elerationTransformer]: Jordan loop acceleration statistics: 2 HavocedVariables, 2 AssignedVariables, 0 ReadonlyVariables, Eigenvalues: {1={1=1, 2=1}}, 1 SequentialAcceleration, 0 AlternatingAcceleration, 1 QuantifierFreeResult [2022-04-27 16:16:56,620 INFO L91 elerationTransformer]: Accelerated Formula: (and (= v_main_~k~0_1 (+ v_main_~k~0_2 1)) (< v_main_~i0~0_2 v_main_~n0~0_1) (= v_main_~i0~0_1 (+ v_main_~i0~0_2 1))) InVars {main_~k~0=v_main_~k~0_2, main_~i0~0=v_main_~i0~0_2, main_~n0~0=v_main_~n0~0_1} OutVars{main_~k~0=v_main_~k~0_1, main_#t~post4=|v_main_#t~post4_1|, main_~i0~0=v_main_~i0~0_1, main_#t~post3=|v_main_#t~post3_1|, main_~n0~0=v_main_~n0~0_1} AuxVars[] AssignedVars[main_~k~0, main_#t~post4, main_~i0~0, main_#t~post3] to Formula: (or (and (< v_main_~i0~0_1 (+ v_main_~n0~0_1 1)) (< v_main_~i0~0_2 v_main_~i0~0_1) (= (+ v_main_~i0~0_2 v_main_~k~0_1) (+ v_main_~i0~0_1 v_main_~k~0_2))) (and (= v_main_~k~0_2 v_main_~k~0_1) (= |v_main_#t~post3_3| |v_main_#t~post3_1|) (<= v_main_~n0~0_1 v_main_~i0~0_2) (= v_main_~i0~0_2 v_main_~i0~0_1) (= |v_main_#t~post4_3| |v_main_#t~post4_1|))) InVars {main_#t~post4=|v_main_#t~post4_3|, main_~i0~0=v_main_~i0~0_2, main_#t~post3=|v_main_#t~post3_3|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_2} OutVars{main_#t~post4=|v_main_#t~post4_1|, main_~i0~0=v_main_~i0~0_1, main_#t~post3=|v_main_#t~post3_1|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_1} AuxVars[] AssignedVars[main_~k~0, main_#t~post4, main_~i0~0, main_#t~post3] [2022-04-27 16:16:56,851 INFO L89 elerationTransformer]: Jordan loop acceleration statistics: 2 HavocedVariables, 2 AssignedVariables, 0 ReadonlyVariables, Eigenvalues: {1={1=1, 2=1}}, 1 SequentialAcceleration, 0 AlternatingAcceleration, 1 QuantifierFreeResult [2022-04-27 16:16:56,852 INFO L91 elerationTransformer]: Accelerated Formula: (and (= v_main_~i1~0_3 (+ v_main_~i1~0_4 1)) (< v_main_~i1~0_4 v_main_~n1~0_2) (= v_main_~k~0_3 (+ v_main_~k~0_4 1))) InVars {main_~n1~0=v_main_~n1~0_2, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4} OutVars{main_~n1~0=v_main_~n1~0_2, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post5=|v_main_#t~post5_1|, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] to Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] [2022-04-27 16:16:56,859 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.icfgtransformation CFG 27.04 04:16:56 BasicIcfg [2022-04-27 16:16:56,859 INFO L132 PluginConnector]: ------------------------ END IcfgTransformer---------------------------- [2022-04-27 16:16:56,861 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2022-04-27 16:16:56,861 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2022-04-27 16:16:56,864 INFO L275 PluginConnector]: TraceAbstraction initialized [2022-04-27 16:16:56,864 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 27.04 04:16:55" (1/4) ... [2022-04-27 16:16:56,865 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@932a6fd and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 27.04 04:16:56, skipping insertion in model container [2022-04-27 16:16:56,865 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 27.04 04:16:55" (2/4) ... [2022-04-27 16:16:56,867 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@932a6fd and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 27.04 04:16:56, skipping insertion in model container [2022-04-27 16:16:56,867 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 27.04 04:16:56" (3/4) ... [2022-04-27 16:16:56,868 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@932a6fd and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction CFG 27.04 04:16:56, skipping insertion in model container [2022-04-27 16:16:56,868 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.icfgtransformation CFG 27.04 04:16:56" (4/4) ... [2022-04-27 16:16:56,868 INFO L111 eAbstractionObserver]: Analyzing ICFG seq-3.iJordan [2022-04-27 16:16:56,878 INFO L201 ceAbstractionStarter]: Automizer settings: Hoare:false NWA Interpolation:ForwardPredicates Determinization: PREDICATE_ABSTRACTION [2022-04-27 16:16:56,878 INFO L160 ceAbstractionStarter]: Applying trace abstraction to program that has 1 error locations. [2022-04-27 16:16:56,914 INFO L356 AbstractCegarLoop]: ======== Iteration 0 == of CEGAR loop == AllErrorsAtOnce ======== [2022-04-27 16:16:56,919 INFO L357 AbstractCegarLoop]: Settings: SEPARATE_VIOLATION_CHECK=true, mInterprocedural=true, mMaxIterations=1000000, mWatchIteration=1000000, mArtifact=RCFG, mInterpolation=ForwardPredicates, mInterpolantAutomaton=STRAIGHT_LINE, mDumpAutomata=false, mAutomataFormat=ATS_NUMERATE, mDumpPath=., mDeterminiation=PREDICATE_ABSTRACTION, mMinimize=MINIMIZE_SEVPA, mHoare=false, mAutomataTypeConcurrency=FINITE_AUTOMATA, mHoareTripleChecks=INCREMENTAL, mHoareAnnotationPositions=All, mDumpOnlyReuseAutomata=false, mLimitTraceHistogram=0, mErrorLocTimeLimit=0, mLimitPathProgramCount=0, mCollectInterpolantStatistics=true, mHeuristicEmptinessCheck=false, mHeuristicEmptinessCheckAStarHeuristic=ZERO, mHeuristicEmptinessCheckAStarHeuristicRandomSeed=1337, mHeuristicEmptinessCheckSmtFeatureScoringMethod=DAGSIZE, mSMTFeatureExtraction=false, mSMTFeatureExtractionDumpPath=., mOverrideInterpolantAutomaton=false, mMcrInterpolantMethod=WP, mPorIndependenceSettings=de.uni_freiburg.informatik.ultimate.lib.tracecheckerutils.partialorder.independence.IndependenceSettings@2b2cf096, mLbeIndependenceSettings=de.uni_freiburg.informatik.ultimate.lib.tracecheckerutils.partialorder.independence.IndependenceSettings@1a2c80b [2022-04-27 16:16:56,920 INFO L358 AbstractCegarLoop]: Starting to check reachability of 1 error locations. [2022-04-27 16:16:56,925 INFO L276 IsEmpty]: Start isEmpty. Operand has 25 states, 17 states have (on average 1.588235294117647) internal successors, (27), 18 states have internal predecessors, (27), 3 states have call successors, (3), 3 states have call predecessors, (3), 3 states have return successors, (3), 3 states have call predecessors, (3), 3 states have call successors, (3) [2022-04-27 16:16:56,929 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 18 [2022-04-27 16:16:56,929 INFO L187 NwaCegarLoop]: Found error trace [2022-04-27 16:16:56,930 INFO L195 NwaCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2022-04-27 16:16:56,930 INFO L420 AbstractCegarLoop]: === Iteration 1 === Targeting __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION] === [2022-04-27 16:16:56,934 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2022-04-27 16:16:56,934 INFO L85 PathProgramCache]: Analyzing trace with hash -1622270520, now seen corresponding path program 1 times [2022-04-27 16:16:56,942 INFO L118 FreeRefinementEngine]: Executing refinement strategy CAMEL [2022-04-27 16:16:56,942 INFO L333 FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [522042654] [2022-04-27 16:16:56,942 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2022-04-27 16:16:56,943 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2022-04-27 16:16:57,023 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:16:57,054 INFO L376 atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 0 [2022-04-27 16:16:57,058 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:16:57,075 INFO L290 TraceCheckUtils]: 0: Hoare triple {33#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {28#true} is VALID [2022-04-27 16:16:57,075 INFO L290 TraceCheckUtils]: 1: Hoare triple {28#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {28#true} is VALID [2022-04-27 16:16:57,075 INFO L284 TraceCheckUtils]: 2: Hoare quadruple {28#true} {28#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {28#true} is VALID [2022-04-27 16:16:57,077 INFO L272 TraceCheckUtils]: 0: Hoare triple {28#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {33#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} is VALID [2022-04-27 16:16:57,077 INFO L290 TraceCheckUtils]: 1: Hoare triple {33#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {28#true} is VALID [2022-04-27 16:16:57,078 INFO L290 TraceCheckUtils]: 2: Hoare triple {28#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {28#true} is VALID [2022-04-27 16:16:57,078 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {28#true} {28#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {28#true} is VALID [2022-04-27 16:16:57,078 INFO L272 TraceCheckUtils]: 4: Hoare triple {28#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {28#true} is VALID [2022-04-27 16:16:57,078 INFO L290 TraceCheckUtils]: 5: Hoare triple {28#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {28#true} is VALID [2022-04-27 16:16:57,079 INFO L290 TraceCheckUtils]: 6: Hoare triple {28#true} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {28#true} is VALID [2022-04-27 16:16:57,079 INFO L290 TraceCheckUtils]: 7: Hoare triple {28#true} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {28#true} is VALID [2022-04-27 16:16:57,079 INFO L290 TraceCheckUtils]: 8: Hoare triple {28#true} [98] L32-2-->L32-3: Formula: false InVars {} OutVars{} AuxVars[] AssignedVars[] {29#false} is VALID [2022-04-27 16:16:57,079 INFO L290 TraceCheckUtils]: 9: Hoare triple {29#false} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {29#false} is VALID [2022-04-27 16:16:57,080 INFO L290 TraceCheckUtils]: 10: Hoare triple {29#false} [102] L37-2-->L37-3: Formula: false InVars {} OutVars{} AuxVars[] AssignedVars[] {29#false} is VALID [2022-04-27 16:16:57,080 INFO L290 TraceCheckUtils]: 11: Hoare triple {29#false} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {29#false} is VALID [2022-04-27 16:16:57,080 INFO L290 TraceCheckUtils]: 12: Hoare triple {29#false} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {29#false} is VALID [2022-04-27 16:16:57,080 INFO L272 TraceCheckUtils]: 13: Hoare triple {29#false} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {29#false} is VALID [2022-04-27 16:16:57,081 INFO L290 TraceCheckUtils]: 14: Hoare triple {29#false} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {29#false} is VALID [2022-04-27 16:16:57,082 INFO L290 TraceCheckUtils]: 15: Hoare triple {29#false} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {29#false} is VALID [2022-04-27 16:16:57,082 INFO L290 TraceCheckUtils]: 16: Hoare triple {29#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {29#false} is VALID [2022-04-27 16:16:57,082 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:16:57,082 INFO L136 FreeRefinementEngine]: Strategy CAMEL found an infeasible trace [2022-04-27 16:16:57,083 INFO L333 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [522042654] [2022-04-27 16:16:57,083 INFO L157 FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [522042654] provided 1 perfect and 0 imperfect interpolant sequences [2022-04-27 16:16:57,083 INFO L184 FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences. [2022-04-27 16:16:57,084 INFO L197 FreeRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2022-04-27 16:16:57,087 INFO L121 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1581955843] [2022-04-27 16:16:57,088 INFO L85 oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton [2022-04-27 16:16:57,092 INFO L78 Accepts]: Start accepts. Automaton has has 3 states, 3 states have (on average 4.333333333333333) internal successors, (13), 2 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) Word has length 17 [2022-04-27 16:16:57,093 INFO L84 Accepts]: Finished accepts. word is accepted. [2022-04-27 16:16:57,095 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with has 3 states, 3 states have (on average 4.333333333333333) internal successors, (13), 2 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,110 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 17 edges. 17 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:16:57,110 INFO L571 AbstractCegarLoop]: INTERPOLANT automaton has 3 states [2022-04-27 16:16:57,111 INFO L100 FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL [2022-04-27 16:16:57,132 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2022-04-27 16:16:57,133 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2022-04-27 16:16:57,136 INFO L87 Difference]: Start difference. First operand has 25 states, 17 states have (on average 1.588235294117647) internal successors, (27), 18 states have internal predecessors, (27), 3 states have call successors, (3), 3 states have call predecessors, (3), 3 states have return successors, (3), 3 states have call predecessors, (3), 3 states have call successors, (3) Second operand has 3 states, 3 states have (on average 4.333333333333333) internal successors, (13), 2 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,189 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:16:57,189 INFO L93 Difference]: Finished difference Result 25 states and 29 transitions. [2022-04-27 16:16:57,190 INFO L141 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2022-04-27 16:16:57,190 INFO L78 Accepts]: Start accepts. Automaton has has 3 states, 3 states have (on average 4.333333333333333) internal successors, (13), 2 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) Word has length 17 [2022-04-27 16:16:57,190 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2022-04-27 16:16:57,191 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 3 states, 3 states have (on average 4.333333333333333) internal successors, (13), 2 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,200 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 3 states to 3 states and 33 transitions. [2022-04-27 16:16:57,201 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 3 states, 3 states have (on average 4.333333333333333) internal successors, (13), 2 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,204 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 3 states to 3 states and 33 transitions. [2022-04-27 16:16:57,205 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with 3 states and 33 transitions. [2022-04-27 16:16:57,239 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 33 edges. 33 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:16:57,246 INFO L225 Difference]: With dead ends: 25 [2022-04-27 16:16:57,246 INFO L226 Difference]: Without dead ends: 21 [2022-04-27 16:16:57,247 INFO L412 NwaCegarLoop]: 0 DeclaredPredicates, 4 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2022-04-27 16:16:57,250 INFO L413 NwaCegarLoop]: 28 mSDtfsCounter, 20 mSDsluCounter, 3 mSDsCounter, 0 mSdLazyCounter, 3 mSolverCounterSat, 2 mSolverCounterUnsat, 0 mSolverCounterUnknown, 0 mSolverCounterNotChecked, 0.0s Time, 0 mProtectedPredicate, 0 mProtectedAction, 21 SdHoareTripleChecker+Valid, 31 SdHoareTripleChecker+Invalid, 5 SdHoareTripleChecker+Unknown, 0 SdHoareTripleChecker+Unchecked, 0.0s SdHoareTripleChecker+Time, 2 IncrementalHoareTripleChecker+Valid, 3 IncrementalHoareTripleChecker+Invalid, 0 IncrementalHoareTripleChecker+Unknown, 0 IncrementalHoareTripleChecker+Unchecked, 0.0s IncrementalHoareTripleChecker+Time [2022-04-27 16:16:57,252 INFO L414 NwaCegarLoop]: SdHoareTripleChecker [21 Valid, 31 Invalid, 5 Unknown, 0 Unchecked, 0.0s Time], IncrementalHoareTripleChecker [2 Valid, 3 Invalid, 0 Unknown, 0 Unchecked, 0.0s Time] [2022-04-27 16:16:57,264 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 21 states. [2022-04-27 16:16:57,272 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 21 to 21. [2022-04-27 16:16:57,272 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2022-04-27 16:16:57,273 INFO L82 GeneralOperation]: Start isEquivalent. First operand 21 states. Second operand has 21 states, 15 states have (on average 1.2) internal successors, (18), 15 states have internal predecessors, (18), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) [2022-04-27 16:16:57,273 INFO L74 IsIncluded]: Start isIncluded. First operand 21 states. Second operand has 21 states, 15 states have (on average 1.2) internal successors, (18), 15 states have internal predecessors, (18), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) [2022-04-27 16:16:57,274 INFO L87 Difference]: Start difference. First operand 21 states. Second operand has 21 states, 15 states have (on average 1.2) internal successors, (18), 15 states have internal predecessors, (18), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) [2022-04-27 16:16:57,279 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:16:57,280 INFO L93 Difference]: Finished difference Result 21 states and 23 transitions. [2022-04-27 16:16:57,280 INFO L276 IsEmpty]: Start isEmpty. Operand 21 states and 23 transitions. [2022-04-27 16:16:57,280 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:16:57,280 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:16:57,281 INFO L74 IsIncluded]: Start isIncluded. First operand has 21 states, 15 states have (on average 1.2) internal successors, (18), 15 states have internal predecessors, (18), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) Second operand 21 states. [2022-04-27 16:16:57,281 INFO L87 Difference]: Start difference. First operand has 21 states, 15 states have (on average 1.2) internal successors, (18), 15 states have internal predecessors, (18), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) Second operand 21 states. [2022-04-27 16:16:57,283 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:16:57,283 INFO L93 Difference]: Finished difference Result 21 states and 23 transitions. [2022-04-27 16:16:57,283 INFO L276 IsEmpty]: Start isEmpty. Operand 21 states and 23 transitions. [2022-04-27 16:16:57,284 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:16:57,284 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:16:57,286 INFO L88 GeneralOperation]: Finished isEquivalent. [2022-04-27 16:16:57,286 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2022-04-27 16:16:57,290 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 21 states, 15 states have (on average 1.2) internal successors, (18), 15 states have internal predecessors, (18), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) [2022-04-27 16:16:57,296 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 21 states to 21 states and 23 transitions. [2022-04-27 16:16:57,297 INFO L78 Accepts]: Start accepts. Automaton has 21 states and 23 transitions. Word has length 17 [2022-04-27 16:16:57,297 INFO L84 Accepts]: Finished accepts. word is rejected. [2022-04-27 16:16:57,297 INFO L495 AbstractCegarLoop]: Abstraction has 21 states and 23 transitions. [2022-04-27 16:16:57,297 INFO L496 AbstractCegarLoop]: INTERPOLANT automaton has has 3 states, 3 states have (on average 4.333333333333333) internal successors, (13), 2 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,297 INFO L276 IsEmpty]: Start isEmpty. Operand 21 states and 23 transitions. [2022-04-27 16:16:57,297 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 18 [2022-04-27 16:16:57,298 INFO L187 NwaCegarLoop]: Found error trace [2022-04-27 16:16:57,298 INFO L195 NwaCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2022-04-27 16:16:57,298 WARN L477 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: SelfDestructingSolverStorable0 [2022-04-27 16:16:57,298 INFO L420 AbstractCegarLoop]: === Iteration 2 === Targeting __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION] === [2022-04-27 16:16:57,298 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2022-04-27 16:16:57,299 INFO L85 PathProgramCache]: Analyzing trace with hash 1752745994, now seen corresponding path program 1 times [2022-04-27 16:16:57,299 INFO L118 FreeRefinementEngine]: Executing refinement strategy CAMEL [2022-04-27 16:16:57,299 INFO L333 FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1556786853] [2022-04-27 16:16:57,299 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2022-04-27 16:16:57,299 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2022-04-27 16:16:57,329 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:16:57,391 INFO L376 atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 0 [2022-04-27 16:16:57,394 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:16:57,414 INFO L290 TraceCheckUtils]: 0: Hoare triple {134#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {124#true} is VALID [2022-04-27 16:16:57,414 INFO L290 TraceCheckUtils]: 1: Hoare triple {124#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {124#true} is VALID [2022-04-27 16:16:57,415 INFO L284 TraceCheckUtils]: 2: Hoare quadruple {124#true} {124#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {124#true} is VALID [2022-04-27 16:16:57,415 INFO L272 TraceCheckUtils]: 0: Hoare triple {124#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {134#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} is VALID [2022-04-27 16:16:57,416 INFO L290 TraceCheckUtils]: 1: Hoare triple {134#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {124#true} is VALID [2022-04-27 16:16:57,416 INFO L290 TraceCheckUtils]: 2: Hoare triple {124#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {124#true} is VALID [2022-04-27 16:16:57,416 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {124#true} {124#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {124#true} is VALID [2022-04-27 16:16:57,416 INFO L272 TraceCheckUtils]: 4: Hoare triple {124#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {124#true} is VALID [2022-04-27 16:16:57,416 INFO L290 TraceCheckUtils]: 5: Hoare triple {124#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {129#(= main_~i0~0 0)} is VALID [2022-04-27 16:16:57,417 INFO L290 TraceCheckUtils]: 6: Hoare triple {129#(= main_~i0~0 0)} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {129#(= main_~i0~0 0)} is VALID [2022-04-27 16:16:57,417 INFO L290 TraceCheckUtils]: 7: Hoare triple {129#(= main_~i0~0 0)} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {129#(= main_~i0~0 0)} is VALID [2022-04-27 16:16:57,418 INFO L290 TraceCheckUtils]: 8: Hoare triple {129#(= main_~i0~0 0)} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {130#(<= main_~n0~0 0)} is VALID [2022-04-27 16:16:57,418 INFO L290 TraceCheckUtils]: 9: Hoare triple {130#(<= main_~n0~0 0)} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {131#(and (<= main_~n0~0 0) (= main_~i1~0 0))} is VALID [2022-04-27 16:16:57,419 INFO L290 TraceCheckUtils]: 10: Hoare triple {131#(and (<= main_~n0~0 0) (= main_~i1~0 0))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {132#(<= (+ main_~n1~0 main_~n0~0) 0)} is VALID [2022-04-27 16:16:57,419 INFO L290 TraceCheckUtils]: 11: Hoare triple {132#(<= (+ main_~n1~0 main_~n0~0) 0)} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {133#(and (= main_~j1~0 0) (<= (+ main_~n1~0 main_~n0~0) 0))} is VALID [2022-04-27 16:16:57,420 INFO L290 TraceCheckUtils]: 12: Hoare triple {133#(and (= main_~j1~0 0) (<= (+ main_~n1~0 main_~n0~0) 0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {125#false} is VALID [2022-04-27 16:16:57,420 INFO L272 TraceCheckUtils]: 13: Hoare triple {125#false} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {125#false} is VALID [2022-04-27 16:16:57,420 INFO L290 TraceCheckUtils]: 14: Hoare triple {125#false} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {125#false} is VALID [2022-04-27 16:16:57,420 INFO L290 TraceCheckUtils]: 15: Hoare triple {125#false} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {125#false} is VALID [2022-04-27 16:16:57,421 INFO L290 TraceCheckUtils]: 16: Hoare triple {125#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {125#false} is VALID [2022-04-27 16:16:57,421 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:16:57,421 INFO L136 FreeRefinementEngine]: Strategy CAMEL found an infeasible trace [2022-04-27 16:16:57,421 INFO L333 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1556786853] [2022-04-27 16:16:57,421 INFO L157 FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1556786853] provided 1 perfect and 0 imperfect interpolant sequences [2022-04-27 16:16:57,421 INFO L184 FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences. [2022-04-27 16:16:57,421 INFO L197 FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8 [2022-04-27 16:16:57,422 INFO L121 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1290014717] [2022-04-27 16:16:57,422 INFO L85 oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton [2022-04-27 16:16:57,423 INFO L78 Accepts]: Start accepts. Automaton has has 8 states, 8 states have (on average 1.625) internal successors, (13), 7 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) Word has length 17 [2022-04-27 16:16:57,423 INFO L84 Accepts]: Finished accepts. word is accepted. [2022-04-27 16:16:57,423 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with has 8 states, 8 states have (on average 1.625) internal successors, (13), 7 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,435 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 17 edges. 17 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:16:57,436 INFO L571 AbstractCegarLoop]: INTERPOLANT automaton has 8 states [2022-04-27 16:16:57,436 INFO L100 FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL [2022-04-27 16:16:57,436 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants. [2022-04-27 16:16:57,436 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=15, Invalid=41, Unknown=0, NotChecked=0, Total=56 [2022-04-27 16:16:57,436 INFO L87 Difference]: Start difference. First operand 21 states and 23 transitions. Second operand has 8 states, 8 states have (on average 1.625) internal successors, (13), 7 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,633 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:16:57,633 INFO L93 Difference]: Finished difference Result 31 states and 36 transitions. [2022-04-27 16:16:57,633 INFO L141 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 8 states. [2022-04-27 16:16:57,633 INFO L78 Accepts]: Start accepts. Automaton has has 8 states, 8 states have (on average 1.625) internal successors, (13), 7 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) Word has length 17 [2022-04-27 16:16:57,633 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2022-04-27 16:16:57,634 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 8 states, 8 states have (on average 1.625) internal successors, (13), 7 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,636 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 8 states to 8 states and 37 transitions. [2022-04-27 16:16:57,636 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 8 states, 8 states have (on average 1.625) internal successors, (13), 7 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,638 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 8 states to 8 states and 37 transitions. [2022-04-27 16:16:57,638 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with 8 states and 37 transitions. [2022-04-27 16:16:57,666 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 37 edges. 37 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:16:57,668 INFO L225 Difference]: With dead ends: 31 [2022-04-27 16:16:57,668 INFO L226 Difference]: Without dead ends: 29 [2022-04-27 16:16:57,669 INFO L412 NwaCegarLoop]: 0 DeclaredPredicates, 14 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 11 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 8 ImplicationChecksByTransitivity, 0.1s TimeCoverageRelationStatistics Valid=55, Invalid=101, Unknown=0, NotChecked=0, Total=156 [2022-04-27 16:16:57,671 INFO L413 NwaCegarLoop]: 17 mSDtfsCounter, 45 mSDsluCounter, 17 mSDsCounter, 0 mSdLazyCounter, 68 mSolverCounterSat, 10 mSolverCounterUnsat, 0 mSolverCounterUnknown, 0 mSolverCounterNotChecked, 0.1s Time, 0 mProtectedPredicate, 0 mProtectedAction, 46 SdHoareTripleChecker+Valid, 34 SdHoareTripleChecker+Invalid, 78 SdHoareTripleChecker+Unknown, 0 SdHoareTripleChecker+Unchecked, 0.0s SdHoareTripleChecker+Time, 10 IncrementalHoareTripleChecker+Valid, 68 IncrementalHoareTripleChecker+Invalid, 0 IncrementalHoareTripleChecker+Unknown, 0 IncrementalHoareTripleChecker+Unchecked, 0.1s IncrementalHoareTripleChecker+Time [2022-04-27 16:16:57,671 INFO L414 NwaCegarLoop]: SdHoareTripleChecker [46 Valid, 34 Invalid, 78 Unknown, 0 Unchecked, 0.0s Time], IncrementalHoareTripleChecker [10 Valid, 68 Invalid, 0 Unknown, 0 Unchecked, 0.1s Time] [2022-04-27 16:16:57,672 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 29 states. [2022-04-27 16:16:57,675 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 29 to 24. [2022-04-27 16:16:57,675 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2022-04-27 16:16:57,676 INFO L82 GeneralOperation]: Start isEquivalent. First operand 29 states. Second operand has 24 states, 18 states have (on average 1.2222222222222223) internal successors, (22), 18 states have internal predecessors, (22), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) [2022-04-27 16:16:57,677 INFO L74 IsIncluded]: Start isIncluded. First operand 29 states. Second operand has 24 states, 18 states have (on average 1.2222222222222223) internal successors, (22), 18 states have internal predecessors, (22), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) [2022-04-27 16:16:57,677 INFO L87 Difference]: Start difference. First operand 29 states. Second operand has 24 states, 18 states have (on average 1.2222222222222223) internal successors, (22), 18 states have internal predecessors, (22), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) [2022-04-27 16:16:57,679 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:16:57,679 INFO L93 Difference]: Finished difference Result 29 states and 34 transitions. [2022-04-27 16:16:57,679 INFO L276 IsEmpty]: Start isEmpty. Operand 29 states and 34 transitions. [2022-04-27 16:16:57,680 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:16:57,680 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:16:57,681 INFO L74 IsIncluded]: Start isIncluded. First operand has 24 states, 18 states have (on average 1.2222222222222223) internal successors, (22), 18 states have internal predecessors, (22), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) Second operand 29 states. [2022-04-27 16:16:57,681 INFO L87 Difference]: Start difference. First operand has 24 states, 18 states have (on average 1.2222222222222223) internal successors, (22), 18 states have internal predecessors, (22), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) Second operand 29 states. [2022-04-27 16:16:57,685 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:16:57,685 INFO L93 Difference]: Finished difference Result 29 states and 34 transitions. [2022-04-27 16:16:57,685 INFO L276 IsEmpty]: Start isEmpty. Operand 29 states and 34 transitions. [2022-04-27 16:16:57,685 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:16:57,685 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:16:57,685 INFO L88 GeneralOperation]: Finished isEquivalent. [2022-04-27 16:16:57,685 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2022-04-27 16:16:57,686 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 24 states, 18 states have (on average 1.2222222222222223) internal successors, (22), 18 states have internal predecessors, (22), 3 states have call successors, (3), 3 states have call predecessors, (3), 2 states have return successors, (2), 2 states have call predecessors, (2), 2 states have call successors, (2) [2022-04-27 16:16:57,689 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 24 states to 24 states and 27 transitions. [2022-04-27 16:16:57,689 INFO L78 Accepts]: Start accepts. Automaton has 24 states and 27 transitions. Word has length 17 [2022-04-27 16:16:57,689 INFO L84 Accepts]: Finished accepts. word is rejected. [2022-04-27 16:16:57,689 INFO L495 AbstractCegarLoop]: Abstraction has 24 states and 27 transitions. [2022-04-27 16:16:57,689 INFO L496 AbstractCegarLoop]: INTERPOLANT automaton has has 8 states, 8 states have (on average 1.625) internal successors, (13), 7 states have internal predecessors, (13), 2 states have call successors, (3), 3 states have call predecessors, (3), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:57,689 INFO L276 IsEmpty]: Start isEmpty. Operand 24 states and 27 transitions. [2022-04-27 16:16:57,690 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 19 [2022-04-27 16:16:57,690 INFO L187 NwaCegarLoop]: Found error trace [2022-04-27 16:16:57,690 INFO L195 NwaCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2022-04-27 16:16:57,690 WARN L477 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: SelfDestructingSolverStorable1 [2022-04-27 16:16:57,690 INFO L420 AbstractCegarLoop]: === Iteration 3 === Targeting __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION] === [2022-04-27 16:16:57,691 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2022-04-27 16:16:57,691 INFO L85 PathProgramCache]: Analyzing trace with hash -1618517526, now seen corresponding path program 1 times [2022-04-27 16:16:57,691 INFO L118 FreeRefinementEngine]: Executing refinement strategy CAMEL [2022-04-27 16:16:57,691 INFO L333 FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1402121437] [2022-04-27 16:16:57,691 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2022-04-27 16:16:57,692 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2022-04-27 16:16:57,715 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:16:57,885 INFO L376 atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 0 [2022-04-27 16:16:57,888 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:16:57,900 INFO L290 TraceCheckUtils]: 0: Hoare triple {274#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {260#true} is VALID [2022-04-27 16:16:57,901 INFO L290 TraceCheckUtils]: 1: Hoare triple {260#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:57,901 INFO L284 TraceCheckUtils]: 2: Hoare quadruple {260#true} {260#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:57,901 INFO L272 TraceCheckUtils]: 0: Hoare triple {260#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {274#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} is VALID [2022-04-27 16:16:57,902 INFO L290 TraceCheckUtils]: 1: Hoare triple {274#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {260#true} is VALID [2022-04-27 16:16:57,902 INFO L290 TraceCheckUtils]: 2: Hoare triple {260#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:57,902 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {260#true} {260#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:57,902 INFO L272 TraceCheckUtils]: 4: Hoare triple {260#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:57,903 INFO L290 TraceCheckUtils]: 5: Hoare triple {260#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {265#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:16:57,906 INFO L290 TraceCheckUtils]: 6: Hoare triple {265#(and (= main_~i0~0 0) (= main_~k~0 0))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {265#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:16:57,908 INFO L290 TraceCheckUtils]: 7: Hoare triple {265#(and (= main_~i0~0 0) (= main_~k~0 0))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {265#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:16:57,909 INFO L290 TraceCheckUtils]: 8: Hoare triple {265#(and (= main_~i0~0 0) (= main_~k~0 0))} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {266#(and (<= main_~n0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:16:57,910 INFO L290 TraceCheckUtils]: 9: Hoare triple {266#(and (<= main_~n0~0 0) (= main_~k~0 0))} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {267#(and (<= main_~n0~0 0) (= main_~i1~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:16:57,912 INFO L290 TraceCheckUtils]: 10: Hoare triple {267#(and (<= main_~n0~0 0) (= main_~i1~0 0) (= main_~k~0 0))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {268#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0))} is VALID [2022-04-27 16:16:57,912 INFO L290 TraceCheckUtils]: 11: Hoare triple {268#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {269#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0))} is VALID [2022-04-27 16:16:57,914 INFO L290 TraceCheckUtils]: 12: Hoare triple {269#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {270#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:16:57,915 INFO L290 TraceCheckUtils]: 13: Hoare triple {270#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {271#(<= 1 main_~k~0)} is VALID [2022-04-27 16:16:57,915 INFO L272 TraceCheckUtils]: 14: Hoare triple {271#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {272#(not (= |__VERIFIER_assert_#in~cond| 0))} is VALID [2022-04-27 16:16:57,916 INFO L290 TraceCheckUtils]: 15: Hoare triple {272#(not (= |__VERIFIER_assert_#in~cond| 0))} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {273#(not (= __VERIFIER_assert_~cond 0))} is VALID [2022-04-27 16:16:57,916 INFO L290 TraceCheckUtils]: 16: Hoare triple {273#(not (= __VERIFIER_assert_~cond 0))} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {261#false} is VALID [2022-04-27 16:16:57,917 INFO L290 TraceCheckUtils]: 17: Hoare triple {261#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {261#false} is VALID [2022-04-27 16:16:57,917 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:16:57,917 INFO L136 FreeRefinementEngine]: Strategy CAMEL found an infeasible trace [2022-04-27 16:16:57,918 INFO L333 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1402121437] [2022-04-27 16:16:57,918 INFO L157 FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1402121437] provided 0 perfect and 1 imperfect interpolant sequences [2022-04-27 16:16:57,918 INFO L333 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1376936592] [2022-04-27 16:16:57,919 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2022-04-27 16:16:57,919 INFO L173 SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true [2022-04-27 16:16:57,919 INFO L189 MonitoredProcess]: No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 [2022-04-27 16:16:57,927 INFO L229 MonitoredProcess]: Starting monitored process 2 with /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) [2022-04-27 16:16:57,950 INFO L327 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (2)] Waiting until timeout for monitored process [2022-04-27 16:16:57,965 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:16:57,966 INFO L263 TraceCheckSpWp]: Trace formula consists of 68 conjuncts, 11 conjunts are in the unsatisfiable core [2022-04-27 16:16:57,981 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:16:57,985 INFO L286 TraceCheckSpWp]: Computing forward predicates... [2022-04-27 16:16:58,680 INFO L272 TraceCheckUtils]: 0: Hoare triple {260#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:58,680 INFO L290 TraceCheckUtils]: 1: Hoare triple {260#true} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {260#true} is VALID [2022-04-27 16:16:58,680 INFO L290 TraceCheckUtils]: 2: Hoare triple {260#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:58,681 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {260#true} {260#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:58,681 INFO L272 TraceCheckUtils]: 4: Hoare triple {260#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:58,681 INFO L290 TraceCheckUtils]: 5: Hoare triple {260#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {293#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:16:58,682 INFO L290 TraceCheckUtils]: 6: Hoare triple {293#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {293#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:16:58,682 INFO L290 TraceCheckUtils]: 7: Hoare triple {293#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {293#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:16:58,683 INFO L290 TraceCheckUtils]: 8: Hoare triple {293#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {303#(and (<= main_~n0~0 0) (<= 0 main_~k~0))} is VALID [2022-04-27 16:16:58,683 INFO L290 TraceCheckUtils]: 9: Hoare triple {303#(and (<= main_~n0~0 0) (<= 0 main_~k~0))} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {307#(and (<= main_~n0~0 0) (<= 0 main_~k~0) (<= main_~i1~0 0))} is VALID [2022-04-27 16:16:58,685 INFO L290 TraceCheckUtils]: 10: Hoare triple {307#(and (<= main_~n0~0 0) (<= 0 main_~k~0) (<= main_~i1~0 0))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {311#(and (<= main_~n0~0 0) (or (and (<= 0 main_~k~0) (<= main_~i1~0 0) (<= main_~n1~0 main_~i1~0)) (and (<= main_~i1~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1)) (< 0 main_~k~0))))} is VALID [2022-04-27 16:16:58,685 INFO L290 TraceCheckUtils]: 11: Hoare triple {311#(and (<= main_~n0~0 0) (or (and (<= 0 main_~k~0) (<= main_~i1~0 0) (<= main_~n1~0 main_~i1~0)) (and (<= main_~i1~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1)) (< 0 main_~k~0))))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {315#(and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0))} is VALID [2022-04-27 16:16:58,686 INFO L290 TraceCheckUtils]: 12: Hoare triple {315#(and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {319#(and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0) (<= 0 main_~j1~0))} is VALID [2022-04-27 16:16:58,687 INFO L290 TraceCheckUtils]: 13: Hoare triple {319#(and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0) (<= 0 main_~j1~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {271#(<= 1 main_~k~0)} is VALID [2022-04-27 16:16:58,687 INFO L272 TraceCheckUtils]: 14: Hoare triple {271#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {326#(<= 1 |__VERIFIER_assert_#in~cond|)} is VALID [2022-04-27 16:16:58,688 INFO L290 TraceCheckUtils]: 15: Hoare triple {326#(<= 1 |__VERIFIER_assert_#in~cond|)} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {330#(<= 1 __VERIFIER_assert_~cond)} is VALID [2022-04-27 16:16:58,688 INFO L290 TraceCheckUtils]: 16: Hoare triple {330#(<= 1 __VERIFIER_assert_~cond)} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {261#false} is VALID [2022-04-27 16:16:58,688 INFO L290 TraceCheckUtils]: 17: Hoare triple {261#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {261#false} is VALID [2022-04-27 16:16:58,689 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:16:58,689 INFO L328 TraceCheckSpWp]: Computing backward predicates... [2022-04-27 16:16:59,285 INFO L290 TraceCheckUtils]: 17: Hoare triple {261#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {261#false} is VALID [2022-04-27 16:16:59,286 INFO L290 TraceCheckUtils]: 16: Hoare triple {330#(<= 1 __VERIFIER_assert_~cond)} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {261#false} is VALID [2022-04-27 16:16:59,286 INFO L290 TraceCheckUtils]: 15: Hoare triple {326#(<= 1 |__VERIFIER_assert_#in~cond|)} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {330#(<= 1 __VERIFIER_assert_~cond)} is VALID [2022-04-27 16:16:59,287 INFO L272 TraceCheckUtils]: 14: Hoare triple {271#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {326#(<= 1 |__VERIFIER_assert_#in~cond|)} is VALID [2022-04-27 16:16:59,288 INFO L290 TraceCheckUtils]: 13: Hoare triple {349#(or (not (< main_~j1~0 (+ main_~n1~0 main_~n0~0))) (<= 1 main_~k~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {271#(<= 1 main_~k~0)} is VALID [2022-04-27 16:16:59,289 INFO L290 TraceCheckUtils]: 12: Hoare triple {353#(or (<= 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 0))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {349#(or (not (< main_~j1~0 (+ main_~n1~0 main_~n0~0))) (<= 1 main_~k~0))} is VALID [2022-04-27 16:16:59,289 INFO L290 TraceCheckUtils]: 11: Hoare triple {357#(or (<= 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 0) (< main_~i1~0 main_~n1~0))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {353#(or (<= 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 0))} is VALID [2022-04-27 16:16:59,290 INFO L290 TraceCheckUtils]: 10: Hoare triple {361#(and (or (<= 1 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) 0)) (or (<= 0 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0)))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {357#(or (<= 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 0) (< main_~i1~0 main_~n1~0))} is VALID [2022-04-27 16:16:59,291 INFO L290 TraceCheckUtils]: 9: Hoare triple {365#(and (or (<= 0 main_~k~0) (<= main_~n0~0 main_~k~0)) (or (<= main_~n0~0 0) (<= 1 main_~k~0)))} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {361#(and (or (<= 1 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) 0)) (or (<= 0 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:16:59,291 INFO L290 TraceCheckUtils]: 8: Hoare triple {369#(and (or (<= 0 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= 1 main_~k~0) (<= main_~i0~0 0)))} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {365#(and (or (<= 0 main_~k~0) (<= main_~n0~0 main_~k~0)) (or (<= main_~n0~0 0) (<= 1 main_~k~0)))} is VALID [2022-04-27 16:16:59,292 INFO L290 TraceCheckUtils]: 7: Hoare triple {369#(and (or (<= 0 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= 1 main_~k~0) (<= main_~i0~0 0)))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {369#(and (or (<= 0 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= 1 main_~k~0) (<= main_~i0~0 0)))} is VALID [2022-04-27 16:16:59,293 INFO L290 TraceCheckUtils]: 6: Hoare triple {369#(and (or (<= 0 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= 1 main_~k~0) (<= main_~i0~0 0)))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {369#(and (or (<= 0 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= 1 main_~k~0) (<= main_~i0~0 0)))} is VALID [2022-04-27 16:16:59,293 INFO L290 TraceCheckUtils]: 5: Hoare triple {260#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {369#(and (or (<= 0 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= 1 main_~k~0) (<= main_~i0~0 0)))} is VALID [2022-04-27 16:16:59,294 INFO L272 TraceCheckUtils]: 4: Hoare triple {260#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:59,294 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {260#true} {260#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:59,294 INFO L290 TraceCheckUtils]: 2: Hoare triple {260#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:59,294 INFO L290 TraceCheckUtils]: 1: Hoare triple {260#true} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {260#true} is VALID [2022-04-27 16:16:59,294 INFO L272 TraceCheckUtils]: 0: Hoare triple {260#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {260#true} is VALID [2022-04-27 16:16:59,295 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:16:59,297 INFO L157 FreeRefinementEngine]: IpTcStrategyModuleZ3 [1376936592] provided 0 perfect and 2 imperfect interpolant sequences [2022-04-27 16:16:59,297 INFO L184 FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences. [2022-04-27 16:16:59,297 INFO L197 FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [12, 11, 11] total 26 [2022-04-27 16:16:59,298 INFO L121 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1833083413] [2022-04-27 16:16:59,298 INFO L85 oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton [2022-04-27 16:16:59,299 INFO L78 Accepts]: Start accepts. Automaton has has 26 states, 25 states have (on average 1.4) internal successors, (35), 23 states have internal predecessors, (35), 2 states have call successors, (5), 4 states have call predecessors, (5), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) Word has length 18 [2022-04-27 16:16:59,300 INFO L84 Accepts]: Finished accepts. word is accepted. [2022-04-27 16:16:59,300 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with has 26 states, 25 states have (on average 1.4) internal successors, (35), 23 states have internal predecessors, (35), 2 states have call successors, (5), 4 states have call predecessors, (5), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:16:59,324 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 41 edges. 41 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:16:59,326 INFO L571 AbstractCegarLoop]: INTERPOLANT automaton has 26 states [2022-04-27 16:16:59,326 INFO L100 FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL [2022-04-27 16:16:59,327 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 26 interpolants. [2022-04-27 16:16:59,327 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=102, Invalid=548, Unknown=0, NotChecked=0, Total=650 [2022-04-27 16:16:59,328 INFO L87 Difference]: Start difference. First operand 24 states and 27 transitions. Second operand has 26 states, 25 states have (on average 1.4) internal successors, (35), 23 states have internal predecessors, (35), 2 states have call successors, (5), 4 states have call predecessors, (5), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:17:00,617 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:00,617 INFO L93 Difference]: Finished difference Result 42 states and 49 transitions. [2022-04-27 16:17:00,617 INFO L141 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 21 states. [2022-04-27 16:17:00,618 INFO L78 Accepts]: Start accepts. Automaton has has 26 states, 25 states have (on average 1.4) internal successors, (35), 23 states have internal predecessors, (35), 2 states have call successors, (5), 4 states have call predecessors, (5), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) Word has length 18 [2022-04-27 16:17:00,618 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2022-04-27 16:17:00,618 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 26 states, 25 states have (on average 1.4) internal successors, (35), 23 states have internal predecessors, (35), 2 states have call successors, (5), 4 states have call predecessors, (5), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:17:00,620 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 21 states to 21 states and 50 transitions. [2022-04-27 16:17:00,620 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 26 states, 25 states have (on average 1.4) internal successors, (35), 23 states have internal predecessors, (35), 2 states have call successors, (5), 4 states have call predecessors, (5), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:17:00,622 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 21 states to 21 states and 50 transitions. [2022-04-27 16:17:00,622 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with 21 states and 50 transitions. [2022-04-27 16:17:00,668 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 50 edges. 50 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:17:00,670 INFO L225 Difference]: With dead ends: 42 [2022-04-27 16:17:00,670 INFO L226 Difference]: Without dead ends: 42 [2022-04-27 16:17:00,670 INFO L412 NwaCegarLoop]: 0 DeclaredPredicates, 66 GetRequests, 21 SyntacticMatches, 3 SemanticMatches, 42 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 445 ImplicationChecksByTransitivity, 0.8s TimeCoverageRelationStatistics Valid=332, Invalid=1560, Unknown=0, NotChecked=0, Total=1892 [2022-04-27 16:17:00,671 INFO L413 NwaCegarLoop]: 14 mSDtfsCounter, 76 mSDsluCounter, 67 mSDsCounter, 0 mSdLazyCounter, 352 mSolverCounterSat, 70 mSolverCounterUnsat, 0 mSolverCounterUnknown, 0 mSolverCounterNotChecked, 0.4s Time, 0 mProtectedPredicate, 0 mProtectedAction, 77 SdHoareTripleChecker+Valid, 81 SdHoareTripleChecker+Invalid, 422 SdHoareTripleChecker+Unknown, 0 SdHoareTripleChecker+Unchecked, 0.0s SdHoareTripleChecker+Time, 70 IncrementalHoareTripleChecker+Valid, 352 IncrementalHoareTripleChecker+Invalid, 0 IncrementalHoareTripleChecker+Unknown, 0 IncrementalHoareTripleChecker+Unchecked, 0.4s IncrementalHoareTripleChecker+Time [2022-04-27 16:17:00,671 INFO L414 NwaCegarLoop]: SdHoareTripleChecker [77 Valid, 81 Invalid, 422 Unknown, 0 Unchecked, 0.0s Time], IncrementalHoareTripleChecker [70 Valid, 352 Invalid, 0 Unknown, 0 Unchecked, 0.4s Time] [2022-04-27 16:17:00,672 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 42 states. [2022-04-27 16:17:00,674 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 42 to 35. [2022-04-27 16:17:00,674 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2022-04-27 16:17:00,674 INFO L82 GeneralOperation]: Start isEquivalent. First operand 42 states. Second operand has 35 states, 26 states have (on average 1.1923076923076923) internal successors, (31), 27 states have internal predecessors, (31), 5 states have call successors, (5), 4 states have call predecessors, (5), 3 states have return successors, (4), 3 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:00,675 INFO L74 IsIncluded]: Start isIncluded. First operand 42 states. Second operand has 35 states, 26 states have (on average 1.1923076923076923) internal successors, (31), 27 states have internal predecessors, (31), 5 states have call successors, (5), 4 states have call predecessors, (5), 3 states have return successors, (4), 3 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:00,675 INFO L87 Difference]: Start difference. First operand 42 states. Second operand has 35 states, 26 states have (on average 1.1923076923076923) internal successors, (31), 27 states have internal predecessors, (31), 5 states have call successors, (5), 4 states have call predecessors, (5), 3 states have return successors, (4), 3 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:00,677 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:00,677 INFO L93 Difference]: Finished difference Result 42 states and 49 transitions. [2022-04-27 16:17:00,677 INFO L276 IsEmpty]: Start isEmpty. Operand 42 states and 49 transitions. [2022-04-27 16:17:00,678 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:17:00,678 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:17:00,678 INFO L74 IsIncluded]: Start isIncluded. First operand has 35 states, 26 states have (on average 1.1923076923076923) internal successors, (31), 27 states have internal predecessors, (31), 5 states have call successors, (5), 4 states have call predecessors, (5), 3 states have return successors, (4), 3 states have call predecessors, (4), 4 states have call successors, (4) Second operand 42 states. [2022-04-27 16:17:00,678 INFO L87 Difference]: Start difference. First operand has 35 states, 26 states have (on average 1.1923076923076923) internal successors, (31), 27 states have internal predecessors, (31), 5 states have call successors, (5), 4 states have call predecessors, (5), 3 states have return successors, (4), 3 states have call predecessors, (4), 4 states have call successors, (4) Second operand 42 states. [2022-04-27 16:17:00,680 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:00,680 INFO L93 Difference]: Finished difference Result 42 states and 49 transitions. [2022-04-27 16:17:00,681 INFO L276 IsEmpty]: Start isEmpty. Operand 42 states and 49 transitions. [2022-04-27 16:17:00,681 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:17:00,681 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:17:00,681 INFO L88 GeneralOperation]: Finished isEquivalent. [2022-04-27 16:17:00,681 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2022-04-27 16:17:00,681 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 35 states, 26 states have (on average 1.1923076923076923) internal successors, (31), 27 states have internal predecessors, (31), 5 states have call successors, (5), 4 states have call predecessors, (5), 3 states have return successors, (4), 3 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:00,682 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 35 states to 35 states and 40 transitions. [2022-04-27 16:17:00,683 INFO L78 Accepts]: Start accepts. Automaton has 35 states and 40 transitions. Word has length 18 [2022-04-27 16:17:00,683 INFO L84 Accepts]: Finished accepts. word is rejected. [2022-04-27 16:17:00,683 INFO L495 AbstractCegarLoop]: Abstraction has 35 states and 40 transitions. [2022-04-27 16:17:00,683 INFO L496 AbstractCegarLoop]: INTERPOLANT automaton has has 26 states, 25 states have (on average 1.4) internal successors, (35), 23 states have internal predecessors, (35), 2 states have call successors, (5), 4 states have call predecessors, (5), 1 states have return successors, (1), 1 states have call predecessors, (1), 1 states have call successors, (1) [2022-04-27 16:17:00,683 INFO L276 IsEmpty]: Start isEmpty. Operand 35 states and 40 transitions. [2022-04-27 16:17:00,684 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 26 [2022-04-27 16:17:00,684 INFO L187 NwaCegarLoop]: Found error trace [2022-04-27 16:17:00,684 INFO L195 NwaCegarLoop]: trace histogram [2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2022-04-27 16:17:00,709 INFO L540 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (2)] Forceful destruction successful, exit code 0 [2022-04-27 16:17:00,903 WARN L477 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: SelfDestructingSolverStorable2,2 /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true [2022-04-27 16:17:00,903 INFO L420 AbstractCegarLoop]: === Iteration 4 === Targeting __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION] === [2022-04-27 16:17:00,904 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2022-04-27 16:17:00,904 INFO L85 PathProgramCache]: Analyzing trace with hash -1387858898, now seen corresponding path program 1 times [2022-04-27 16:17:00,904 INFO L118 FreeRefinementEngine]: Executing refinement strategy CAMEL [2022-04-27 16:17:00,904 INFO L333 FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [999525498] [2022-04-27 16:17:00,904 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2022-04-27 16:17:00,904 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2022-04-27 16:17:00,921 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:01,048 INFO L376 atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 0 [2022-04-27 16:17:01,050 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:01,065 INFO L290 TraceCheckUtils]: 0: Hoare triple {612#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {593#true} is VALID [2022-04-27 16:17:01,065 INFO L290 TraceCheckUtils]: 1: Hoare triple {593#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,065 INFO L284 TraceCheckUtils]: 2: Hoare quadruple {593#true} {593#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,065 INFO L376 atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 14 [2022-04-27 16:17:01,072 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:01,080 INFO L290 TraceCheckUtils]: 0: Hoare triple {593#true} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {593#true} is VALID [2022-04-27 16:17:01,081 INFO L290 TraceCheckUtils]: 1: Hoare triple {593#true} [113] L18-->L18-2: Formula: (not (= v___VERIFIER_assert_~cond_3 0)) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,081 INFO L290 TraceCheckUtils]: 2: Hoare triple {593#true} [116] L18-2-->__VERIFIER_assertEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,082 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {593#true} {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [119] __VERIFIER_assertEXIT-->L43-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:17:01,096 INFO L272 TraceCheckUtils]: 0: Hoare triple {593#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {612#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} is VALID [2022-04-27 16:17:01,096 INFO L290 TraceCheckUtils]: 1: Hoare triple {612#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {593#true} is VALID [2022-04-27 16:17:01,096 INFO L290 TraceCheckUtils]: 2: Hoare triple {593#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,096 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {593#true} {593#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,097 INFO L272 TraceCheckUtils]: 4: Hoare triple {593#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,097 INFO L290 TraceCheckUtils]: 5: Hoare triple {593#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {598#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:17:01,098 INFO L290 TraceCheckUtils]: 6: Hoare triple {598#(and (= main_~i0~0 0) (= main_~k~0 0))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {598#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:17:01,098 INFO L290 TraceCheckUtils]: 7: Hoare triple {598#(and (= main_~i0~0 0) (= main_~k~0 0))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {598#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:17:01,099 INFO L290 TraceCheckUtils]: 8: Hoare triple {598#(and (= main_~i0~0 0) (= main_~k~0 0))} [100] L32-2-->L32-2: Formula: (or (and (< v_main_~i0~0_1 (+ v_main_~n0~0_1 1)) (< v_main_~i0~0_2 v_main_~i0~0_1) (= (+ v_main_~i0~0_2 v_main_~k~0_1) (+ v_main_~i0~0_1 v_main_~k~0_2))) (and (= v_main_~k~0_2 v_main_~k~0_1) (= |v_main_#t~post3_3| |v_main_#t~post3_1|) (<= v_main_~n0~0_1 v_main_~i0~0_2) (= v_main_~i0~0_2 v_main_~i0~0_1) (= |v_main_#t~post4_3| |v_main_#t~post4_1|))) InVars {main_#t~post4=|v_main_#t~post4_3|, main_~i0~0=v_main_~i0~0_2, main_#t~post3=|v_main_#t~post3_3|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_2} OutVars{main_#t~post4=|v_main_#t~post4_1|, main_~i0~0=v_main_~i0~0_1, main_#t~post3=|v_main_#t~post3_1|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_1} AuxVars[] AssignedVars[main_~k~0, main_#t~post4, main_~i0~0, main_#t~post3] {599#(or (<= main_~i0~0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:17:01,099 INFO L290 TraceCheckUtils]: 9: Hoare triple {599#(or (<= main_~i0~0 main_~k~0) (<= main_~i0~0 0))} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {600#(or (<= main_~n0~0 0) (<= main_~n0~0 main_~k~0))} is VALID [2022-04-27 16:17:01,100 INFO L290 TraceCheckUtils]: 10: Hoare triple {600#(or (<= main_~n0~0 0) (<= main_~n0~0 main_~k~0))} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {601#(and (= main_~i1~0 0) (or (<= main_~n0~0 0) (<= main_~n0~0 main_~k~0)))} is VALID [2022-04-27 16:17:01,100 INFO L290 TraceCheckUtils]: 11: Hoare triple {601#(and (= main_~i1~0 0) (or (<= main_~n0~0 0) (<= main_~n0~0 main_~k~0)))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {602#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0))} is VALID [2022-04-27 16:17:01,101 INFO L290 TraceCheckUtils]: 12: Hoare triple {602#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:17:01,101 INFO L290 TraceCheckUtils]: 13: Hoare triple {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:17:01,101 INFO L272 TraceCheckUtils]: 14: Hoare triple {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {593#true} is VALID [2022-04-27 16:17:01,101 INFO L290 TraceCheckUtils]: 15: Hoare triple {593#true} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {593#true} is VALID [2022-04-27 16:17:01,101 INFO L290 TraceCheckUtils]: 16: Hoare triple {593#true} [113] L18-->L18-2: Formula: (not (= v___VERIFIER_assert_~cond_3 0)) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,102 INFO L290 TraceCheckUtils]: 17: Hoare triple {593#true} [116] L18-2-->__VERIFIER_assertEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,102 INFO L284 TraceCheckUtils]: 18: Hoare quadruple {593#true} {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [119] __VERIFIER_assertEXIT-->L43-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:17:01,103 INFO L290 TraceCheckUtils]: 19: Hoare triple {603#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [110] L43-1-->L42-2: Formula: (and (= v_main_~j1~0_4 (+ v_main_~j1~0_5 1)) (= v_main_~k~0_8 (+ v_main_~k~0_7 1))) InVars {main_~j1~0=v_main_~j1~0_5, main_~k~0=v_main_~k~0_8} OutVars{main_~j1~0=v_main_~j1~0_4, main_#t~post8=|v_main_#t~post8_1|, main_~k~0=v_main_~k~0_7, main_#t~post7=|v_main_#t~post7_1|} AuxVars[] AssignedVars[main_~k~0, main_~j1~0, main_#t~post8, main_#t~post7] {608#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~k~0 main_~j1~0)) (<= (+ main_~n1~0 main_~n0~0 1) main_~j1~0))} is VALID [2022-04-27 16:17:01,103 INFO L290 TraceCheckUtils]: 20: Hoare triple {608#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~k~0 main_~j1~0)) (<= (+ main_~n1~0 main_~n0~0 1) main_~j1~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {609#(<= 1 main_~k~0)} is VALID [2022-04-27 16:17:01,104 INFO L272 TraceCheckUtils]: 21: Hoare triple {609#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {610#(not (= |__VERIFIER_assert_#in~cond| 0))} is VALID [2022-04-27 16:17:01,104 INFO L290 TraceCheckUtils]: 22: Hoare triple {610#(not (= |__VERIFIER_assert_#in~cond| 0))} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {611#(not (= __VERIFIER_assert_~cond 0))} is VALID [2022-04-27 16:17:01,105 INFO L290 TraceCheckUtils]: 23: Hoare triple {611#(not (= __VERIFIER_assert_~cond 0))} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {594#false} is VALID [2022-04-27 16:17:01,105 INFO L290 TraceCheckUtils]: 24: Hoare triple {594#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {594#false} is VALID [2022-04-27 16:17:01,105 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:17:01,105 INFO L136 FreeRefinementEngine]: Strategy CAMEL found an infeasible trace [2022-04-27 16:17:01,105 INFO L333 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [999525498] [2022-04-27 16:17:01,105 INFO L157 FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [999525498] provided 0 perfect and 1 imperfect interpolant sequences [2022-04-27 16:17:01,105 INFO L333 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1729498834] [2022-04-27 16:17:01,106 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2022-04-27 16:17:01,106 INFO L173 SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true [2022-04-27 16:17:01,106 INFO L189 MonitoredProcess]: No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 [2022-04-27 16:17:01,107 INFO L229 MonitoredProcess]: Starting monitored process 3 with /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) [2022-04-27 16:17:01,134 INFO L327 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (3)] Waiting until timeout for monitored process [2022-04-27 16:17:01,149 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:01,150 INFO L263 TraceCheckSpWp]: Trace formula consists of 82 conjuncts, 13 conjunts are in the unsatisfiable core [2022-04-27 16:17:01,162 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:01,163 INFO L286 TraceCheckSpWp]: Computing forward predicates... [2022-04-27 16:17:01,833 INFO L272 TraceCheckUtils]: 0: Hoare triple {593#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,833 INFO L290 TraceCheckUtils]: 1: Hoare triple {593#true} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {593#true} is VALID [2022-04-27 16:17:01,833 INFO L290 TraceCheckUtils]: 2: Hoare triple {593#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,833 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {593#true} {593#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,834 INFO L272 TraceCheckUtils]: 4: Hoare triple {593#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,834 INFO L290 TraceCheckUtils]: 5: Hoare triple {593#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {631#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:17:01,834 INFO L290 TraceCheckUtils]: 6: Hoare triple {631#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {631#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:17:01,835 INFO L290 TraceCheckUtils]: 7: Hoare triple {631#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {631#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:17:01,836 INFO L290 TraceCheckUtils]: 8: Hoare triple {631#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [100] L32-2-->L32-2: Formula: (or (and (< v_main_~i0~0_1 (+ v_main_~n0~0_1 1)) (< v_main_~i0~0_2 v_main_~i0~0_1) (= (+ v_main_~i0~0_2 v_main_~k~0_1) (+ v_main_~i0~0_1 v_main_~k~0_2))) (and (= v_main_~k~0_2 v_main_~k~0_1) (= |v_main_#t~post3_3| |v_main_#t~post3_1|) (<= v_main_~n0~0_1 v_main_~i0~0_2) (= v_main_~i0~0_2 v_main_~i0~0_1) (= |v_main_#t~post4_3| |v_main_#t~post4_1|))) InVars {main_#t~post4=|v_main_#t~post4_3|, main_~i0~0=v_main_~i0~0_2, main_#t~post3=|v_main_#t~post3_3|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_2} OutVars{main_#t~post4=|v_main_#t~post4_1|, main_~i0~0=v_main_~i0~0_1, main_#t~post3=|v_main_#t~post3_1|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_1} AuxVars[] AssignedVars[main_~k~0, main_#t~post4, main_~i0~0, main_#t~post3] {641#(or (and (< main_~i0~0 (+ main_~n0~0 1)) (<= main_~i0~0 main_~k~0) (< 0 main_~k~0)) (and (<= 0 main_~k~0) (<= main_~i0~0 0) (<= main_~n0~0 main_~i0~0)))} is VALID [2022-04-27 16:17:01,836 INFO L290 TraceCheckUtils]: 9: Hoare triple {641#(or (and (< main_~i0~0 (+ main_~n0~0 1)) (<= main_~i0~0 main_~k~0) (< 0 main_~k~0)) (and (<= 0 main_~k~0) (<= main_~i0~0 0) (<= main_~n0~0 main_~i0~0)))} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {645#(or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0)))} is VALID [2022-04-27 16:17:01,837 INFO L290 TraceCheckUtils]: 10: Hoare triple {645#(or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0)))} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {649#(and (<= main_~i1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))))} is VALID [2022-04-27 16:17:01,837 INFO L290 TraceCheckUtils]: 11: Hoare triple {649#(and (<= main_~i1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {653#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))))} is VALID [2022-04-27 16:17:01,838 INFO L290 TraceCheckUtils]: 12: Hoare triple {653#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {657#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))) (<= 0 main_~j1~0))} is VALID [2022-04-27 16:17:01,838 INFO L290 TraceCheckUtils]: 13: Hoare triple {657#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))) (<= 0 main_~j1~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {657#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))) (<= 0 main_~j1~0))} is VALID [2022-04-27 16:17:01,838 INFO L272 TraceCheckUtils]: 14: Hoare triple {657#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))) (<= 0 main_~j1~0))} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {593#true} is VALID [2022-04-27 16:17:01,838 INFO L290 TraceCheckUtils]: 15: Hoare triple {593#true} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {593#true} is VALID [2022-04-27 16:17:01,839 INFO L290 TraceCheckUtils]: 16: Hoare triple {593#true} [113] L18-->L18-2: Formula: (not (= v___VERIFIER_assert_~cond_3 0)) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,839 INFO L290 TraceCheckUtils]: 17: Hoare triple {593#true} [116] L18-2-->__VERIFIER_assertEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:01,839 INFO L284 TraceCheckUtils]: 18: Hoare quadruple {593#true} {657#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))) (<= 0 main_~j1~0))} [119] __VERIFIER_assertEXIT-->L43-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {657#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))) (<= 0 main_~j1~0))} is VALID [2022-04-27 16:17:01,840 INFO L290 TraceCheckUtils]: 19: Hoare triple {657#(and (<= main_~n1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))) (<= 0 main_~j1~0))} [110] L43-1-->L42-2: Formula: (and (= v_main_~j1~0_4 (+ v_main_~j1~0_5 1)) (= v_main_~k~0_8 (+ v_main_~k~0_7 1))) InVars {main_~j1~0=v_main_~j1~0_5, main_~k~0=v_main_~k~0_8} OutVars{main_~j1~0=v_main_~j1~0_4, main_#t~post8=|v_main_#t~post8_1|, main_~k~0=v_main_~k~0_7, main_#t~post7=|v_main_#t~post7_1|} AuxVars[] AssignedVars[main_~k~0, main_~j1~0, main_#t~post8, main_#t~post7] {679#(and (<= main_~n1~0 0) (or (and (<= 0 (+ main_~k~0 1)) (<= main_~n0~0 0)) (and (< 0 (+ main_~k~0 1)) (<= main_~n0~0 (+ main_~k~0 1)))) (<= 1 main_~j1~0))} is VALID [2022-04-27 16:17:01,840 INFO L290 TraceCheckUtils]: 20: Hoare triple {679#(and (<= main_~n1~0 0) (or (and (<= 0 (+ main_~k~0 1)) (<= main_~n0~0 0)) (and (< 0 (+ main_~k~0 1)) (<= main_~n0~0 (+ main_~k~0 1)))) (<= 1 main_~j1~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {609#(<= 1 main_~k~0)} is VALID [2022-04-27 16:17:01,841 INFO L272 TraceCheckUtils]: 21: Hoare triple {609#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {686#(<= 1 |__VERIFIER_assert_#in~cond|)} is VALID [2022-04-27 16:17:01,841 INFO L290 TraceCheckUtils]: 22: Hoare triple {686#(<= 1 |__VERIFIER_assert_#in~cond|)} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {690#(<= 1 __VERIFIER_assert_~cond)} is VALID [2022-04-27 16:17:01,842 INFO L290 TraceCheckUtils]: 23: Hoare triple {690#(<= 1 __VERIFIER_assert_~cond)} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {594#false} is VALID [2022-04-27 16:17:01,842 INFO L290 TraceCheckUtils]: 24: Hoare triple {594#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {594#false} is VALID [2022-04-27 16:17:01,842 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:17:01,842 INFO L328 TraceCheckSpWp]: Computing backward predicates... [2022-04-27 16:17:02,455 INFO L290 TraceCheckUtils]: 24: Hoare triple {594#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {594#false} is VALID [2022-04-27 16:17:02,455 INFO L290 TraceCheckUtils]: 23: Hoare triple {690#(<= 1 __VERIFIER_assert_~cond)} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {594#false} is VALID [2022-04-27 16:17:02,456 INFO L290 TraceCheckUtils]: 22: Hoare triple {686#(<= 1 |__VERIFIER_assert_#in~cond|)} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {690#(<= 1 __VERIFIER_assert_~cond)} is VALID [2022-04-27 16:17:02,456 INFO L272 TraceCheckUtils]: 21: Hoare triple {609#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {686#(<= 1 |__VERIFIER_assert_#in~cond|)} is VALID [2022-04-27 16:17:02,456 INFO L290 TraceCheckUtils]: 20: Hoare triple {709#(or (not (< main_~j1~0 (+ main_~n1~0 main_~n0~0))) (<= 1 main_~k~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {609#(<= 1 main_~k~0)} is VALID [2022-04-27 16:17:02,457 INFO L290 TraceCheckUtils]: 19: Hoare triple {713#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} [110] L43-1-->L42-2: Formula: (and (= v_main_~j1~0_4 (+ v_main_~j1~0_5 1)) (= v_main_~k~0_8 (+ v_main_~k~0_7 1))) InVars {main_~j1~0=v_main_~j1~0_5, main_~k~0=v_main_~k~0_8} OutVars{main_~j1~0=v_main_~j1~0_4, main_#t~post8=|v_main_#t~post8_1|, main_~k~0=v_main_~k~0_7, main_#t~post7=|v_main_#t~post7_1|} AuxVars[] AssignedVars[main_~k~0, main_~j1~0, main_#t~post8, main_#t~post7] {709#(or (not (< main_~j1~0 (+ main_~n1~0 main_~n0~0))) (<= 1 main_~k~0))} is VALID [2022-04-27 16:17:02,457 INFO L284 TraceCheckUtils]: 18: Hoare quadruple {593#true} {713#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} [119] __VERIFIER_assertEXIT-->L43-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {713#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:02,458 INFO L290 TraceCheckUtils]: 17: Hoare triple {593#true} [116] L18-2-->__VERIFIER_assertEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:02,458 INFO L290 TraceCheckUtils]: 16: Hoare triple {593#true} [113] L18-->L18-2: Formula: (not (= v___VERIFIER_assert_~cond_3 0)) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:02,458 INFO L290 TraceCheckUtils]: 15: Hoare triple {593#true} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {593#true} is VALID [2022-04-27 16:17:02,458 INFO L272 TraceCheckUtils]: 14: Hoare triple {713#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {593#true} is VALID [2022-04-27 16:17:02,458 INFO L290 TraceCheckUtils]: 13: Hoare triple {713#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {713#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:02,459 INFO L290 TraceCheckUtils]: 12: Hoare triple {735#(or (<= 2 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 1))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {713#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:02,459 INFO L290 TraceCheckUtils]: 11: Hoare triple {739#(or (<= (+ main_~i1~0 main_~n0~0) 1) (<= 2 main_~k~0))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {735#(or (<= 2 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 1))} is VALID [2022-04-27 16:17:02,460 INFO L290 TraceCheckUtils]: 10: Hoare triple {743#(or (<= main_~n0~0 1) (<= 2 main_~k~0))} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {739#(or (<= (+ main_~i1~0 main_~n0~0) 1) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:02,461 INFO L290 TraceCheckUtils]: 9: Hoare triple {747#(or (<= main_~n0~0 1) (< main_~i0~0 main_~n0~0) (<= 2 main_~k~0))} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {743#(or (<= main_~n0~0 1) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:02,461 INFO L290 TraceCheckUtils]: 8: Hoare triple {751#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} [100] L32-2-->L32-2: Formula: (or (and (< v_main_~i0~0_1 (+ v_main_~n0~0_1 1)) (< v_main_~i0~0_2 v_main_~i0~0_1) (= (+ v_main_~i0~0_2 v_main_~k~0_1) (+ v_main_~i0~0_1 v_main_~k~0_2))) (and (= v_main_~k~0_2 v_main_~k~0_1) (= |v_main_#t~post3_3| |v_main_#t~post3_1|) (<= v_main_~n0~0_1 v_main_~i0~0_2) (= v_main_~i0~0_2 v_main_~i0~0_1) (= |v_main_#t~post4_3| |v_main_#t~post4_1|))) InVars {main_#t~post4=|v_main_#t~post4_3|, main_~i0~0=v_main_~i0~0_2, main_#t~post3=|v_main_#t~post3_3|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_2} OutVars{main_#t~post4=|v_main_#t~post4_1|, main_~i0~0=v_main_~i0~0_1, main_#t~post3=|v_main_#t~post3_1|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_1} AuxVars[] AssignedVars[main_~k~0, main_#t~post4, main_~i0~0, main_#t~post3] {747#(or (<= main_~n0~0 1) (< main_~i0~0 main_~n0~0) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:02,462 INFO L290 TraceCheckUtils]: 7: Hoare triple {751#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {751#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} is VALID [2022-04-27 16:17:02,462 INFO L290 TraceCheckUtils]: 6: Hoare triple {751#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {751#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} is VALID [2022-04-27 16:17:02,463 INFO L290 TraceCheckUtils]: 5: Hoare triple {593#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {751#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} is VALID [2022-04-27 16:17:02,463 INFO L272 TraceCheckUtils]: 4: Hoare triple {593#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:02,463 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {593#true} {593#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:02,463 INFO L290 TraceCheckUtils]: 2: Hoare triple {593#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:02,463 INFO L290 TraceCheckUtils]: 1: Hoare triple {593#true} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {593#true} is VALID [2022-04-27 16:17:02,464 INFO L272 TraceCheckUtils]: 0: Hoare triple {593#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {593#true} is VALID [2022-04-27 16:17:02,465 INFO L134 CoverageAnalysis]: Checked inductivity of 5 backedges. 2 proven. 3 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:17:02,466 INFO L157 FreeRefinementEngine]: IpTcStrategyModuleZ3 [1729498834] provided 0 perfect and 2 imperfect interpolant sequences [2022-04-27 16:17:02,469 INFO L184 FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences. [2022-04-27 16:17:02,469 INFO L197 FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 12, 12] total 29 [2022-04-27 16:17:02,469 INFO L121 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1037752380] [2022-04-27 16:17:02,469 INFO L85 oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton [2022-04-27 16:17:02,471 INFO L78 Accepts]: Start accepts. Automaton has has 29 states, 28 states have (on average 1.5714285714285714) internal successors, (44), 26 states have internal predecessors, (44), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) Word has length 25 [2022-04-27 16:17:02,473 INFO L84 Accepts]: Finished accepts. word is accepted. [2022-04-27 16:17:02,474 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with has 29 states, 28 states have (on average 1.5714285714285714) internal successors, (44), 26 states have internal predecessors, (44), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:02,506 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 56 edges. 56 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:17:02,506 INFO L571 AbstractCegarLoop]: INTERPOLANT automaton has 29 states [2022-04-27 16:17:02,506 INFO L100 FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL [2022-04-27 16:17:02,507 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 29 interpolants. [2022-04-27 16:17:02,507 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=111, Invalid=701, Unknown=0, NotChecked=0, Total=812 [2022-04-27 16:17:02,508 INFO L87 Difference]: Start difference. First operand 35 states and 40 transitions. Second operand has 29 states, 28 states have (on average 1.5714285714285714) internal successors, (44), 26 states have internal predecessors, (44), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:04,832 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:04,833 INFO L93 Difference]: Finished difference Result 75 states and 90 transitions. [2022-04-27 16:17:04,833 INFO L141 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 32 states. [2022-04-27 16:17:04,833 INFO L78 Accepts]: Start accepts. Automaton has has 29 states, 28 states have (on average 1.5714285714285714) internal successors, (44), 26 states have internal predecessors, (44), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) Word has length 25 [2022-04-27 16:17:04,833 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2022-04-27 16:17:04,833 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 29 states, 28 states have (on average 1.5714285714285714) internal successors, (44), 26 states have internal predecessors, (44), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:04,836 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 32 states to 32 states and 85 transitions. [2022-04-27 16:17:04,836 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 29 states, 28 states have (on average 1.5714285714285714) internal successors, (44), 26 states have internal predecessors, (44), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:04,838 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 32 states to 32 states and 85 transitions. [2022-04-27 16:17:04,838 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with 32 states and 85 transitions. [2022-04-27 16:17:04,927 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 85 edges. 85 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:17:04,929 INFO L225 Difference]: With dead ends: 75 [2022-04-27 16:17:04,929 INFO L226 Difference]: Without dead ends: 65 [2022-04-27 16:17:04,930 INFO L412 NwaCegarLoop]: 0 DeclaredPredicates, 95 GetRequests, 36 SyntacticMatches, 3 SemanticMatches, 56 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 858 ImplicationChecksByTransitivity, 1.3s TimeCoverageRelationStatistics Valid=527, Invalid=2779, Unknown=0, NotChecked=0, Total=3306 [2022-04-27 16:17:04,930 INFO L413 NwaCegarLoop]: 20 mSDtfsCounter, 131 mSDsluCounter, 72 mSDsCounter, 0 mSdLazyCounter, 549 mSolverCounterSat, 112 mSolverCounterUnsat, 0 mSolverCounterUnknown, 0 mSolverCounterNotChecked, 0.7s Time, 0 mProtectedPredicate, 0 mProtectedAction, 132 SdHoareTripleChecker+Valid, 92 SdHoareTripleChecker+Invalid, 661 SdHoareTripleChecker+Unknown, 0 SdHoareTripleChecker+Unchecked, 0.0s SdHoareTripleChecker+Time, 112 IncrementalHoareTripleChecker+Valid, 549 IncrementalHoareTripleChecker+Invalid, 0 IncrementalHoareTripleChecker+Unknown, 0 IncrementalHoareTripleChecker+Unchecked, 0.7s IncrementalHoareTripleChecker+Time [2022-04-27 16:17:04,931 INFO L414 NwaCegarLoop]: SdHoareTripleChecker [132 Valid, 92 Invalid, 661 Unknown, 0 Unchecked, 0.0s Time], IncrementalHoareTripleChecker [112 Valid, 549 Invalid, 0 Unknown, 0 Unchecked, 0.7s Time] [2022-04-27 16:17:04,931 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 65 states. [2022-04-27 16:17:04,935 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 65 to 48. [2022-04-27 16:17:04,935 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2022-04-27 16:17:04,949 INFO L82 GeneralOperation]: Start isEquivalent. First operand 65 states. Second operand has 48 states, 36 states have (on average 1.1944444444444444) internal successors, (43), 38 states have internal predecessors, (43), 7 states have call successors, (7), 5 states have call predecessors, (7), 4 states have return successors, (6), 4 states have call predecessors, (6), 6 states have call successors, (6) [2022-04-27 16:17:04,949 INFO L74 IsIncluded]: Start isIncluded. First operand 65 states. Second operand has 48 states, 36 states have (on average 1.1944444444444444) internal successors, (43), 38 states have internal predecessors, (43), 7 states have call successors, (7), 5 states have call predecessors, (7), 4 states have return successors, (6), 4 states have call predecessors, (6), 6 states have call successors, (6) [2022-04-27 16:17:04,949 INFO L87 Difference]: Start difference. First operand 65 states. Second operand has 48 states, 36 states have (on average 1.1944444444444444) internal successors, (43), 38 states have internal predecessors, (43), 7 states have call successors, (7), 5 states have call predecessors, (7), 4 states have return successors, (6), 4 states have call predecessors, (6), 6 states have call successors, (6) [2022-04-27 16:17:04,951 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:04,951 INFO L93 Difference]: Finished difference Result 65 states and 76 transitions. [2022-04-27 16:17:04,952 INFO L276 IsEmpty]: Start isEmpty. Operand 65 states and 76 transitions. [2022-04-27 16:17:04,952 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:17:04,952 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:17:04,952 INFO L74 IsIncluded]: Start isIncluded. First operand has 48 states, 36 states have (on average 1.1944444444444444) internal successors, (43), 38 states have internal predecessors, (43), 7 states have call successors, (7), 5 states have call predecessors, (7), 4 states have return successors, (6), 4 states have call predecessors, (6), 6 states have call successors, (6) Second operand 65 states. [2022-04-27 16:17:04,953 INFO L87 Difference]: Start difference. First operand has 48 states, 36 states have (on average 1.1944444444444444) internal successors, (43), 38 states have internal predecessors, (43), 7 states have call successors, (7), 5 states have call predecessors, (7), 4 states have return successors, (6), 4 states have call predecessors, (6), 6 states have call successors, (6) Second operand 65 states. [2022-04-27 16:17:04,955 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:04,955 INFO L93 Difference]: Finished difference Result 65 states and 76 transitions. [2022-04-27 16:17:04,955 INFO L276 IsEmpty]: Start isEmpty. Operand 65 states and 76 transitions. [2022-04-27 16:17:04,956 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:17:04,956 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:17:04,956 INFO L88 GeneralOperation]: Finished isEquivalent. [2022-04-27 16:17:04,956 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2022-04-27 16:17:04,956 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 48 states, 36 states have (on average 1.1944444444444444) internal successors, (43), 38 states have internal predecessors, (43), 7 states have call successors, (7), 5 states have call predecessors, (7), 4 states have return successors, (6), 4 states have call predecessors, (6), 6 states have call successors, (6) [2022-04-27 16:17:04,958 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 48 states to 48 states and 56 transitions. [2022-04-27 16:17:04,958 INFO L78 Accepts]: Start accepts. Automaton has 48 states and 56 transitions. Word has length 25 [2022-04-27 16:17:04,958 INFO L84 Accepts]: Finished accepts. word is rejected. [2022-04-27 16:17:04,958 INFO L495 AbstractCegarLoop]: Abstraction has 48 states and 56 transitions. [2022-04-27 16:17:04,958 INFO L496 AbstractCegarLoop]: INTERPOLANT automaton has has 29 states, 28 states have (on average 1.5714285714285714) internal successors, (44), 26 states have internal predecessors, (44), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:04,958 INFO L276 IsEmpty]: Start isEmpty. Operand 48 states and 56 transitions. [2022-04-27 16:17:04,959 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 28 [2022-04-27 16:17:04,959 INFO L187 NwaCegarLoop]: Found error trace [2022-04-27 16:17:04,959 INFO L195 NwaCegarLoop]: trace histogram [2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2022-04-27 16:17:04,977 INFO L540 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (3)] Forceful destruction successful, exit code 0 [2022-04-27 16:17:05,166 WARN L477 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 3 /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true,SelfDestructingSolverStorable3 [2022-04-27 16:17:05,167 INFO L420 AbstractCegarLoop]: === Iteration 5 === Targeting __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION] === [2022-04-27 16:17:05,167 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2022-04-27 16:17:05,167 INFO L85 PathProgramCache]: Analyzing trace with hash -390901714, now seen corresponding path program 1 times [2022-04-27 16:17:05,167 INFO L118 FreeRefinementEngine]: Executing refinement strategy CAMEL [2022-04-27 16:17:05,167 INFO L333 FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [16819214] [2022-04-27 16:17:05,167 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2022-04-27 16:17:05,168 INFO L127 SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms [2022-04-27 16:17:05,201 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:05,361 INFO L376 atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 0 [2022-04-27 16:17:05,363 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:05,370 INFO L290 TraceCheckUtils]: 0: Hoare triple {1110#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {1090#true} is VALID [2022-04-27 16:17:05,370 INFO L290 TraceCheckUtils]: 1: Hoare triple {1090#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,370 INFO L284 TraceCheckUtils]: 2: Hoare quadruple {1090#true} {1090#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,370 INFO L376 atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 16 [2022-04-27 16:17:05,372 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:05,377 INFO L290 TraceCheckUtils]: 0: Hoare triple {1090#true} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {1090#true} is VALID [2022-04-27 16:17:05,377 INFO L290 TraceCheckUtils]: 1: Hoare triple {1090#true} [113] L18-->L18-2: Formula: (not (= v___VERIFIER_assert_~cond_3 0)) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,377 INFO L290 TraceCheckUtils]: 2: Hoare triple {1090#true} [116] L18-2-->__VERIFIER_assertEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,377 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {1090#true} {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [119] __VERIFIER_assertEXIT-->L43-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:17:05,378 INFO L272 TraceCheckUtils]: 0: Hoare triple {1090#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1110#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} is VALID [2022-04-27 16:17:05,378 INFO L290 TraceCheckUtils]: 1: Hoare triple {1110#(and (= |#NULL.offset| |old(#NULL.offset)|) (= |old(#NULL.base)| |#NULL.base|))} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {1090#true} is VALID [2022-04-27 16:17:05,378 INFO L290 TraceCheckUtils]: 2: Hoare triple {1090#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,378 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {1090#true} {1090#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,379 INFO L272 TraceCheckUtils]: 4: Hoare triple {1090#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,379 INFO L290 TraceCheckUtils]: 5: Hoare triple {1090#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {1095#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:17:05,379 INFO L290 TraceCheckUtils]: 6: Hoare triple {1095#(and (= main_~i0~0 0) (= main_~k~0 0))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {1095#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:17:05,380 INFO L290 TraceCheckUtils]: 7: Hoare triple {1095#(and (= main_~i0~0 0) (= main_~k~0 0))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {1095#(and (= main_~i0~0 0) (= main_~k~0 0))} is VALID [2022-04-27 16:17:05,381 INFO L290 TraceCheckUtils]: 8: Hoare triple {1095#(and (= main_~i0~0 0) (= main_~k~0 0))} [100] L32-2-->L32-2: Formula: (or (and (< v_main_~i0~0_1 (+ v_main_~n0~0_1 1)) (< v_main_~i0~0_2 v_main_~i0~0_1) (= (+ v_main_~i0~0_2 v_main_~k~0_1) (+ v_main_~i0~0_1 v_main_~k~0_2))) (and (= v_main_~k~0_2 v_main_~k~0_1) (= |v_main_#t~post3_3| |v_main_#t~post3_1|) (<= v_main_~n0~0_1 v_main_~i0~0_2) (= v_main_~i0~0_2 v_main_~i0~0_1) (= |v_main_#t~post4_3| |v_main_#t~post4_1|))) InVars {main_#t~post4=|v_main_#t~post4_3|, main_~i0~0=v_main_~i0~0_2, main_#t~post3=|v_main_#t~post3_3|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_2} OutVars{main_#t~post4=|v_main_#t~post4_1|, main_~i0~0=v_main_~i0~0_1, main_#t~post3=|v_main_#t~post3_1|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_1} AuxVars[] AssignedVars[main_~k~0, main_#t~post4, main_~i0~0, main_#t~post3] {1096#(<= main_~i0~0 main_~k~0)} is VALID [2022-04-27 16:17:05,381 INFO L290 TraceCheckUtils]: 9: Hoare triple {1096#(<= main_~i0~0 main_~k~0)} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {1097#(<= main_~n0~0 main_~k~0)} is VALID [2022-04-27 16:17:05,381 INFO L290 TraceCheckUtils]: 10: Hoare triple {1097#(<= main_~n0~0 main_~k~0)} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {1098#(and (= main_~i1~0 0) (<= main_~n0~0 main_~k~0))} is VALID [2022-04-27 16:17:05,382 INFO L290 TraceCheckUtils]: 11: Hoare triple {1098#(and (= main_~i1~0 0) (<= main_~n0~0 main_~k~0))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {1099#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0))} is VALID [2022-04-27 16:17:05,383 INFO L290 TraceCheckUtils]: 12: Hoare triple {1099#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {1099#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0))} is VALID [2022-04-27 16:17:05,384 INFO L290 TraceCheckUtils]: 13: Hoare triple {1099#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {1100#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0))} is VALID [2022-04-27 16:17:05,384 INFO L290 TraceCheckUtils]: 14: Hoare triple {1100#(or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:17:05,384 INFO L290 TraceCheckUtils]: 15: Hoare triple {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:17:05,385 INFO L272 TraceCheckUtils]: 16: Hoare triple {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1090#true} is VALID [2022-04-27 16:17:05,385 INFO L290 TraceCheckUtils]: 17: Hoare triple {1090#true} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {1090#true} is VALID [2022-04-27 16:17:05,385 INFO L290 TraceCheckUtils]: 18: Hoare triple {1090#true} [113] L18-->L18-2: Formula: (not (= v___VERIFIER_assert_~cond_3 0)) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,385 INFO L290 TraceCheckUtils]: 19: Hoare triple {1090#true} [116] L18-2-->__VERIFIER_assertEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:05,385 INFO L284 TraceCheckUtils]: 20: Hoare quadruple {1090#true} {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [119] __VERIFIER_assertEXIT-->L43-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} is VALID [2022-04-27 16:17:05,386 INFO L290 TraceCheckUtils]: 21: Hoare triple {1101#(and (= main_~j1~0 0) (or (<= (+ main_~n1~0 main_~n0~0) 0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0)))} [110] L43-1-->L42-2: Formula: (and (= v_main_~j1~0_4 (+ v_main_~j1~0_5 1)) (= v_main_~k~0_8 (+ v_main_~k~0_7 1))) InVars {main_~j1~0=v_main_~j1~0_5, main_~k~0=v_main_~k~0_8} OutVars{main_~j1~0=v_main_~j1~0_4, main_#t~post8=|v_main_#t~post8_1|, main_~k~0=v_main_~k~0_7, main_#t~post7=|v_main_#t~post7_1|} AuxVars[] AssignedVars[main_~k~0, main_~j1~0, main_#t~post8, main_#t~post7] {1106#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~k~0 main_~j1~0)) (<= (+ main_~n1~0 main_~n0~0 1) main_~j1~0))} is VALID [2022-04-27 16:17:05,387 INFO L290 TraceCheckUtils]: 22: Hoare triple {1106#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~k~0 main_~j1~0)) (<= (+ main_~n1~0 main_~n0~0 1) main_~j1~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {1107#(<= 1 main_~k~0)} is VALID [2022-04-27 16:17:05,387 INFO L272 TraceCheckUtils]: 23: Hoare triple {1107#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1108#(not (= |__VERIFIER_assert_#in~cond| 0))} is VALID [2022-04-27 16:17:05,387 INFO L290 TraceCheckUtils]: 24: Hoare triple {1108#(not (= |__VERIFIER_assert_#in~cond| 0))} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {1109#(not (= __VERIFIER_assert_~cond 0))} is VALID [2022-04-27 16:17:05,388 INFO L290 TraceCheckUtils]: 25: Hoare triple {1109#(not (= __VERIFIER_assert_~cond 0))} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {1091#false} is VALID [2022-04-27 16:17:05,388 INFO L290 TraceCheckUtils]: 26: Hoare triple {1091#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1091#false} is VALID [2022-04-27 16:17:05,388 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 5 refuted. 0 times theorem prover too weak. 1 trivial. 0 not checked. [2022-04-27 16:17:05,388 INFO L136 FreeRefinementEngine]: Strategy CAMEL found an infeasible trace [2022-04-27 16:17:05,388 INFO L333 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [16819214] [2022-04-27 16:17:05,389 INFO L157 FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [16819214] provided 0 perfect and 1 imperfect interpolant sequences [2022-04-27 16:17:05,389 INFO L333 FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1158992168] [2022-04-27 16:17:05,389 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2022-04-27 16:17:05,389 INFO L173 SolverBuilder]: Constructing external solver with command: z3 -smt2 -in SMTLIB2_COMPLIANT=true [2022-04-27 16:17:05,389 INFO L189 MonitoredProcess]: No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 [2022-04-27 16:17:05,390 INFO L229 MonitoredProcess]: Starting monitored process 4 with /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) [2022-04-27 16:17:05,391 INFO L327 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (4)] Waiting until timeout for monitored process [2022-04-27 16:17:05,424 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:05,425 INFO L263 TraceCheckSpWp]: Trace formula consists of 84 conjuncts, 15 conjunts are in the unsatisfiable core [2022-04-27 16:17:05,464 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2022-04-27 16:17:05,467 INFO L286 TraceCheckSpWp]: Computing forward predicates... [2022-04-27 16:17:07,130 INFO L272 TraceCheckUtils]: 0: Hoare triple {1090#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:07,130 INFO L290 TraceCheckUtils]: 1: Hoare triple {1090#true} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {1090#true} is VALID [2022-04-27 16:17:07,130 INFO L290 TraceCheckUtils]: 2: Hoare triple {1090#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:07,131 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {1090#true} {1090#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:07,131 INFO L272 TraceCheckUtils]: 4: Hoare triple {1090#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:07,131 INFO L290 TraceCheckUtils]: 5: Hoare triple {1090#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {1129#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:17:07,132 INFO L290 TraceCheckUtils]: 6: Hoare triple {1129#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {1129#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:17:07,132 INFO L290 TraceCheckUtils]: 7: Hoare triple {1129#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {1129#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} is VALID [2022-04-27 16:17:07,133 INFO L290 TraceCheckUtils]: 8: Hoare triple {1129#(and (<= 0 main_~k~0) (<= main_~i0~0 0))} [100] L32-2-->L32-2: Formula: (or (and (< v_main_~i0~0_1 (+ v_main_~n0~0_1 1)) (< v_main_~i0~0_2 v_main_~i0~0_1) (= (+ v_main_~i0~0_2 v_main_~k~0_1) (+ v_main_~i0~0_1 v_main_~k~0_2))) (and (= v_main_~k~0_2 v_main_~k~0_1) (= |v_main_#t~post3_3| |v_main_#t~post3_1|) (<= v_main_~n0~0_1 v_main_~i0~0_2) (= v_main_~i0~0_2 v_main_~i0~0_1) (= |v_main_#t~post4_3| |v_main_#t~post4_1|))) InVars {main_#t~post4=|v_main_#t~post4_3|, main_~i0~0=v_main_~i0~0_2, main_#t~post3=|v_main_#t~post3_3|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_2} OutVars{main_#t~post4=|v_main_#t~post4_1|, main_~i0~0=v_main_~i0~0_1, main_#t~post3=|v_main_#t~post3_1|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_1} AuxVars[] AssignedVars[main_~k~0, main_#t~post4, main_~i0~0, main_#t~post3] {1139#(or (and (< main_~i0~0 (+ main_~n0~0 1)) (<= main_~i0~0 main_~k~0) (< 0 main_~k~0)) (and (<= 0 main_~k~0) (<= main_~i0~0 0) (<= main_~n0~0 main_~i0~0)))} is VALID [2022-04-27 16:17:07,134 INFO L290 TraceCheckUtils]: 9: Hoare triple {1139#(or (and (< main_~i0~0 (+ main_~n0~0 1)) (<= main_~i0~0 main_~k~0) (< 0 main_~k~0)) (and (<= 0 main_~k~0) (<= main_~i0~0 0) (<= main_~n0~0 main_~i0~0)))} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {1143#(or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0)))} is VALID [2022-04-27 16:17:07,134 INFO L290 TraceCheckUtils]: 10: Hoare triple {1143#(or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0)))} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {1147#(and (<= main_~i1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))))} is VALID [2022-04-27 16:17:07,135 INFO L290 TraceCheckUtils]: 11: Hoare triple {1147#(and (<= main_~i1~0 0) (or (and (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (<= 0 main_~k~0))))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {1151#(or (and (< main_~i1~0 main_~k~0) (< 1 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1))) (and (<= main_~n0~0 0) (or (and (<= 0 main_~k~0) (<= main_~i1~0 0) (<= main_~n1~0 main_~i1~0)) (and (<= main_~i1~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1)) (< 0 main_~k~0)))) (and (<= main_~i1~0 0) (<= main_~n0~0 main_~k~0) (<= main_~n1~0 main_~i1~0) (< 0 main_~k~0)))} is VALID [2022-04-27 16:17:07,137 INFO L290 TraceCheckUtils]: 12: Hoare triple {1151#(or (and (< main_~i1~0 main_~k~0) (< 1 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1))) (and (<= main_~n0~0 0) (or (and (<= 0 main_~k~0) (<= main_~i1~0 0) (<= main_~n1~0 main_~i1~0)) (and (<= main_~i1~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1)) (< 0 main_~k~0)))) (and (<= main_~i1~0 0) (<= main_~n0~0 main_~k~0) (<= main_~n1~0 main_~i1~0) (< 0 main_~k~0)))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {1155#(or (and (or (and (<= main_~n0~0 0) (or (and (<= main_~i1~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1)) (< 0 main_~k~0)) (and (<= 0 main_~k~0) (<= main_~i1~0 0)))) (and (< main_~i1~0 main_~k~0) (< 1 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1))) (and (<= main_~i1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n1~0 main_~i1~0)) (and (or (and (< main_~i1~0 main_~k~0) (< (+ main_~n0~0 1) main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0) (< 2 main_~k~0)) (and (<= main_~n0~0 0) (< 1 main_~k~0) (<= main_~i1~0 main_~k~0))) (< main_~i1~0 (+ main_~n1~0 1))))} is VALID [2022-04-27 16:17:07,138 INFO L290 TraceCheckUtils]: 13: Hoare triple {1155#(or (and (or (and (<= main_~n0~0 0) (or (and (<= main_~i1~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1)) (< 0 main_~k~0)) (and (<= 0 main_~k~0) (<= main_~i1~0 0)))) (and (< main_~i1~0 main_~k~0) (< 1 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~i1~0 (+ main_~n1~0 1))) (and (<= main_~i1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n1~0 main_~i1~0)) (and (or (and (< main_~i1~0 main_~k~0) (< (+ main_~n0~0 1) main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0) (< 2 main_~k~0)) (and (<= main_~n0~0 0) (< 1 main_~k~0) (<= main_~i1~0 main_~k~0))) (< main_~i1~0 (+ main_~n1~0 1))))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {1159#(or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0)))} is VALID [2022-04-27 16:17:07,138 INFO L290 TraceCheckUtils]: 14: Hoare triple {1159#(or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0)))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {1163#(and (or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0))) (<= 0 main_~j1~0))} is VALID [2022-04-27 16:17:07,139 INFO L290 TraceCheckUtils]: 15: Hoare triple {1163#(and (or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0))) (<= 0 main_~j1~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {1163#(and (or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0))) (<= 0 main_~j1~0))} is VALID [2022-04-27 16:17:07,139 INFO L272 TraceCheckUtils]: 16: Hoare triple {1163#(and (or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0))) (<= 0 main_~j1~0))} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1090#true} is VALID [2022-04-27 16:17:07,139 INFO L290 TraceCheckUtils]: 17: Hoare triple {1090#true} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {1090#true} is VALID [2022-04-27 16:17:07,140 INFO L290 TraceCheckUtils]: 18: Hoare triple {1090#true} [113] L18-->L18-2: Formula: (not (= v___VERIFIER_assert_~cond_3 0)) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:07,140 INFO L290 TraceCheckUtils]: 19: Hoare triple {1090#true} [116] L18-2-->__VERIFIER_assertEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:07,142 INFO L284 TraceCheckUtils]: 20: Hoare quadruple {1090#true} {1163#(and (or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0))) (<= 0 main_~j1~0))} [119] __VERIFIER_assertEXIT-->L43-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1163#(and (or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0))) (<= 0 main_~j1~0))} is VALID [2022-04-27 16:17:07,143 INFO L290 TraceCheckUtils]: 21: Hoare triple {1163#(and (or (and (or (and (<= main_~n1~0 0) (<= 0 main_~k~0)) (and (<= main_~n1~0 main_~k~0) (< 0 main_~k~0))) (<= main_~n0~0 0)) (and (<= main_~n1~0 0) (<= main_~n0~0 main_~k~0) (< 0 main_~k~0)) (and (< 1 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) main_~k~0) (< main_~n0~0 main_~k~0) (< main_~n1~0 main_~k~0))) (<= 0 main_~j1~0))} [110] L43-1-->L42-2: Formula: (and (= v_main_~j1~0_4 (+ v_main_~j1~0_5 1)) (= v_main_~k~0_8 (+ v_main_~k~0_7 1))) InVars {main_~j1~0=v_main_~j1~0_5, main_~k~0=v_main_~k~0_8} OutVars{main_~j1~0=v_main_~j1~0_4, main_#t~post8=|v_main_#t~post8_1|, main_~k~0=v_main_~k~0_7, main_#t~post7=|v_main_#t~post7_1|} AuxVars[] AssignedVars[main_~k~0, main_~j1~0, main_#t~post8, main_#t~post7] {1185#(and (or (and (<= main_~n1~0 0) (< 0 (+ main_~k~0 1)) (<= main_~n0~0 (+ main_~k~0 1))) (and (< main_~n1~0 (+ main_~k~0 1)) (<= (+ main_~n1~0 main_~n0~0) (+ main_~k~0 1)) (< main_~n0~0 (+ main_~k~0 1)) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (or (and (<= main_~n1~0 0) (<= 0 (+ main_~k~0 1))) (and (< 0 (+ main_~k~0 1)) (<= main_~n1~0 (+ main_~k~0 1)))))) (<= 1 main_~j1~0))} is VALID [2022-04-27 16:17:07,143 INFO L290 TraceCheckUtils]: 22: Hoare triple {1185#(and (or (and (<= main_~n1~0 0) (< 0 (+ main_~k~0 1)) (<= main_~n0~0 (+ main_~k~0 1))) (and (< main_~n1~0 (+ main_~k~0 1)) (<= (+ main_~n1~0 main_~n0~0) (+ main_~k~0 1)) (< main_~n0~0 (+ main_~k~0 1)) (< 0 main_~k~0)) (and (<= main_~n0~0 0) (or (and (<= main_~n1~0 0) (<= 0 (+ main_~k~0 1))) (and (< 0 (+ main_~k~0 1)) (<= main_~n1~0 (+ main_~k~0 1)))))) (<= 1 main_~j1~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {1107#(<= 1 main_~k~0)} is VALID [2022-04-27 16:17:07,144 INFO L272 TraceCheckUtils]: 23: Hoare triple {1107#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1192#(<= 1 |__VERIFIER_assert_#in~cond|)} is VALID [2022-04-27 16:17:07,147 INFO L290 TraceCheckUtils]: 24: Hoare triple {1192#(<= 1 |__VERIFIER_assert_#in~cond|)} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {1196#(<= 1 __VERIFIER_assert_~cond)} is VALID [2022-04-27 16:17:07,148 INFO L290 TraceCheckUtils]: 25: Hoare triple {1196#(<= 1 __VERIFIER_assert_~cond)} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {1091#false} is VALID [2022-04-27 16:17:07,148 INFO L290 TraceCheckUtils]: 26: Hoare triple {1091#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1091#false} is VALID [2022-04-27 16:17:07,148 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 3 proven. 5 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:17:07,148 INFO L328 TraceCheckSpWp]: Computing backward predicates... [2022-04-27 16:17:08,227 INFO L290 TraceCheckUtils]: 26: Hoare triple {1091#false} [114] L19-->__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1091#false} is VALID [2022-04-27 16:17:08,227 INFO L290 TraceCheckUtils]: 25: Hoare triple {1196#(<= 1 __VERIFIER_assert_~cond)} [112] L18-->L19: Formula: (= v___VERIFIER_assert_~cond_2 0) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_2} AuxVars[] AssignedVars[] {1091#false} is VALID [2022-04-27 16:17:08,228 INFO L290 TraceCheckUtils]: 24: Hoare triple {1192#(<= 1 |__VERIFIER_assert_#in~cond|)} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {1196#(<= 1 __VERIFIER_assert_~cond)} is VALID [2022-04-27 16:17:08,232 INFO L272 TraceCheckUtils]: 23: Hoare triple {1107#(<= 1 main_~k~0)} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1192#(<= 1 |__VERIFIER_assert_#in~cond|)} is VALID [2022-04-27 16:17:08,233 INFO L290 TraceCheckUtils]: 22: Hoare triple {1215#(or (not (< main_~j1~0 (+ main_~n1~0 main_~n0~0))) (<= 1 main_~k~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {1107#(<= 1 main_~k~0)} is VALID [2022-04-27 16:17:08,234 INFO L290 TraceCheckUtils]: 21: Hoare triple {1219#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} [110] L43-1-->L42-2: Formula: (and (= v_main_~j1~0_4 (+ v_main_~j1~0_5 1)) (= v_main_~k~0_8 (+ v_main_~k~0_7 1))) InVars {main_~j1~0=v_main_~j1~0_5, main_~k~0=v_main_~k~0_8} OutVars{main_~j1~0=v_main_~j1~0_4, main_#t~post8=|v_main_#t~post8_1|, main_~k~0=v_main_~k~0_7, main_#t~post7=|v_main_#t~post7_1|} AuxVars[] AssignedVars[main_~k~0, main_~j1~0, main_#t~post8, main_#t~post7] {1215#(or (not (< main_~j1~0 (+ main_~n1~0 main_~n0~0))) (<= 1 main_~k~0))} is VALID [2022-04-27 16:17:08,235 INFO L284 TraceCheckUtils]: 20: Hoare quadruple {1090#true} {1219#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} [119] __VERIFIER_assertEXIT-->L43-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1219#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:08,235 INFO L290 TraceCheckUtils]: 19: Hoare triple {1090#true} [116] L18-2-->__VERIFIER_assertEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:08,235 INFO L290 TraceCheckUtils]: 18: Hoare triple {1090#true} [113] L18-->L18-2: Formula: (not (= v___VERIFIER_assert_~cond_3 0)) InVars {__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} OutVars{__VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_3} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:08,235 INFO L290 TraceCheckUtils]: 17: Hoare triple {1090#true} [111] __VERIFIER_assertENTRY-->L18: Formula: (= v___VERIFIER_assert_~cond_1 |v___VERIFIER_assert_#in~cond_1|) InVars {__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~cond_1|, __VERIFIER_assert_~cond=v___VERIFIER_assert_~cond_1} AuxVars[] AssignedVars[__VERIFIER_assert_~cond] {1090#true} is VALID [2022-04-27 16:17:08,236 INFO L272 TraceCheckUtils]: 16: Hoare triple {1219#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} [109] L43-->__VERIFIER_assertENTRY: Formula: (= |v___VERIFIER_assert_#in~condInParam_1| (ite (< 0 v_main_~k~0_9) 1 0)) InVars {main_~k~0=v_main_~k~0_9} OutVars{__VERIFIER_assert_#in~cond=|v___VERIFIER_assert_#in~condInParam_1|} AuxVars[] AssignedVars[__VERIFIER_assert_#in~cond, main_~k~0] {1090#true} is VALID [2022-04-27 16:17:08,236 INFO L290 TraceCheckUtils]: 15: Hoare triple {1219#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} [108] L42-2-->L43: Formula: (< v_main_~j1~0_3 (+ v_main_~n0~0_8 v_main_~n1~0_9)) InVars {main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} OutVars{main_~n1~0=v_main_~n1~0_9, main_~j1~0=v_main_~j1~0_3, main_~n0~0=v_main_~n0~0_8} AuxVars[] AssignedVars[] {1219#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:08,236 INFO L290 TraceCheckUtils]: 14: Hoare triple {1241#(or (<= 2 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 1))} [105] L37-3-->L42-2: Formula: (= v_main_~j1~0_1 0) InVars {} OutVars{main_~j1~0=v_main_~j1~0_1} AuxVars[] AssignedVars[main_~j1~0] {1219#(or (<= (+ main_~n1~0 main_~n0~0) (+ main_~j1~0 1)) (<= 2 main_~k~0))} is VALID [2022-04-27 16:17:08,237 INFO L290 TraceCheckUtils]: 13: Hoare triple {1245#(or (<= 2 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 1) (< main_~i1~0 main_~n1~0))} [103] L37-2-->L37-3: Formula: (not (< v_main_~i1~0_2 v_main_~n1~0_1)) InVars {main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} OutVars{main_~n1~0=v_main_~n1~0_1, main_~i1~0=v_main_~i1~0_2} AuxVars[] AssignedVars[] {1241#(or (<= 2 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 1))} is VALID [2022-04-27 16:17:08,238 INFO L290 TraceCheckUtils]: 12: Hoare triple {1249#(or (and (or (<= main_~n1~0 main_~i1~0) (<= (+ 2 main_~i1~0) (+ main_~k~0 main_~n1~0))) (or (<= 2 main_~k~0) (< main_~i1~0 main_~n1~0))) (<= (+ main_~n1~0 main_~n0~0) 1))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {1245#(or (<= 2 main_~k~0) (<= (+ main_~n1~0 main_~n0~0) 1) (< main_~i1~0 main_~n1~0))} is VALID [2022-04-27 16:17:08,244 INFO L290 TraceCheckUtils]: 11: Hoare triple {1253#(and (or (<= 1 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0)) (or (<= (+ main_~i1~0 main_~n0~0) 1) (<= 2 main_~k~0)))} [104] L37-2-->L37-2: Formula: (or (and (= v_main_~k~0_4 v_main_~k~0_3) (= |v_main_#t~post5_3| |v_main_#t~post5_1|) (= |v_main_#t~post6_3| |v_main_#t~post6_1|) (= v_main_~i1~0_3 v_main_~i1~0_4) (not (< v_main_~i1~0_4 v_main_~n1~0_2))) (and (< v_main_~i1~0_4 v_main_~i1~0_3) (= (+ v_main_~i1~0_4 v_main_~k~0_3) (+ v_main_~i1~0_3 v_main_~k~0_4)) (< v_main_~i1~0_3 (+ v_main_~n1~0_2 1)))) InVars {main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_3|, main_~i1~0=v_main_~i1~0_4, main_~k~0=v_main_~k~0_4, main_#t~post6=|v_main_#t~post6_3|} OutVars{main_~n1~0=v_main_~n1~0_2, main_#t~post5=|v_main_#t~post5_1|, main_~i1~0=v_main_~i1~0_3, main_~k~0=v_main_~k~0_3, main_#t~post6=|v_main_#t~post6_1|} AuxVars[] AssignedVars[main_~i1~0, main_~k~0, main_#t~post5, main_#t~post6] {1249#(or (and (or (<= main_~n1~0 main_~i1~0) (<= (+ 2 main_~i1~0) (+ main_~k~0 main_~n1~0))) (or (<= 2 main_~k~0) (< main_~i1~0 main_~n1~0))) (<= (+ main_~n1~0 main_~n0~0) 1))} is VALID [2022-04-27 16:17:08,245 INFO L290 TraceCheckUtils]: 10: Hoare triple {1257#(and (or (<= 1 main_~k~0) (<= main_~n0~0 main_~k~0)) (or (<= main_~n0~0 1) (<= 2 main_~k~0)))} [101] L32-3-->L37-2: Formula: (= v_main_~i1~0_1 0) InVars {} OutVars{main_~i1~0=v_main_~i1~0_1} AuxVars[] AssignedVars[main_~i1~0] {1253#(and (or (<= 1 main_~k~0) (<= (+ main_~i1~0 main_~n0~0) main_~k~0)) (or (<= (+ main_~i1~0 main_~n0~0) 1) (<= 2 main_~k~0)))} is VALID [2022-04-27 16:17:08,246 INFO L290 TraceCheckUtils]: 9: Hoare triple {1261#(or (< main_~i0~0 main_~n0~0) (and (or (<= 1 main_~k~0) (<= main_~n0~0 main_~k~0)) (or (<= main_~n0~0 1) (<= 2 main_~k~0))))} [99] L32-2-->L32-3: Formula: (not (< v_main_~i0~0_4 v_main_~n0~0_9)) InVars {main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} OutVars{main_~n0~0=v_main_~n0~0_9, main_~i0~0=v_main_~i0~0_4} AuxVars[] AssignedVars[] {1257#(and (or (<= 1 main_~k~0) (<= main_~n0~0 main_~k~0)) (or (<= main_~n0~0 1) (<= 2 main_~k~0)))} is VALID [2022-04-27 16:17:08,247 INFO L290 TraceCheckUtils]: 8: Hoare triple {1265#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} [100] L32-2-->L32-2: Formula: (or (and (< v_main_~i0~0_1 (+ v_main_~n0~0_1 1)) (< v_main_~i0~0_2 v_main_~i0~0_1) (= (+ v_main_~i0~0_2 v_main_~k~0_1) (+ v_main_~i0~0_1 v_main_~k~0_2))) (and (= v_main_~k~0_2 v_main_~k~0_1) (= |v_main_#t~post3_3| |v_main_#t~post3_1|) (<= v_main_~n0~0_1 v_main_~i0~0_2) (= v_main_~i0~0_2 v_main_~i0~0_1) (= |v_main_#t~post4_3| |v_main_#t~post4_1|))) InVars {main_#t~post4=|v_main_#t~post4_3|, main_~i0~0=v_main_~i0~0_2, main_#t~post3=|v_main_#t~post3_3|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_2} OutVars{main_#t~post4=|v_main_#t~post4_1|, main_~i0~0=v_main_~i0~0_1, main_#t~post3=|v_main_#t~post3_1|, main_~n0~0=v_main_~n0~0_1, main_~k~0=v_main_~k~0_1} AuxVars[] AssignedVars[main_~k~0, main_#t~post4, main_~i0~0, main_#t~post3] {1261#(or (< main_~i0~0 main_~n0~0) (and (or (<= 1 main_~k~0) (<= main_~n0~0 main_~k~0)) (or (<= main_~n0~0 1) (<= 2 main_~k~0))))} is VALID [2022-04-27 16:17:08,247 INFO L290 TraceCheckUtils]: 7: Hoare triple {1265#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} [97] L31-->L32-2: Formula: (and (< v_main_~n1~0_7 1000000) (<= 0 (+ v_main_~n1~0_7 1000000))) InVars {main_~n1~0=v_main_~n1~0_7} OutVars{main_~n1~0=v_main_~n1~0_7} AuxVars[] AssignedVars[] {1265#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} is VALID [2022-04-27 16:17:08,248 INFO L290 TraceCheckUtils]: 6: Hoare triple {1265#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} [94] L30-->L31: Formula: (and (<= 0 (+ v_main_~n0~0_6 1000000)) (< v_main_~n0~0_6 1000000)) InVars {main_~n0~0=v_main_~n0~0_6} OutVars{main_~n0~0=v_main_~n0~0_6} AuxVars[] AssignedVars[] {1265#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} is VALID [2022-04-27 16:17:08,248 INFO L290 TraceCheckUtils]: 5: Hoare triple {1090#true} [91] mainENTRY-->L30: Formula: (and (= v_main_~i0~0_3 0) (<= |v_main_#t~nondet1_2| 2147483647) (= v_main_~k~0_5 0) (<= 0 (+ |v_main_#t~nondet2_2| 2147483648)) (<= |v_main_#t~nondet2_2| 2147483647) (<= 0 (+ |v_main_#t~nondet1_2| 2147483648)) (= v_main_~n1~0_3 |v_main_#t~nondet2_2|) (= v_main_~n0~0_2 |v_main_#t~nondet1_2|)) InVars {main_#t~nondet1=|v_main_#t~nondet1_2|, main_#t~nondet2=|v_main_#t~nondet2_2|} OutVars{main_~n1~0=v_main_~n1~0_3, main_~i0~0=v_main_~i0~0_3, main_~n0~0=v_main_~n0~0_2, main_~k~0=v_main_~k~0_5} AuxVars[] AssignedVars[main_~n1~0, main_#t~nondet1, main_~k~0, main_#t~nondet2, main_~i0~0, main_~n0~0] {1265#(and (or (<= 1 main_~k~0) (<= main_~i0~0 main_~k~0)) (or (<= main_~i0~0 1) (<= 2 main_~k~0)))} is VALID [2022-04-27 16:17:08,248 INFO L272 TraceCheckUtils]: 4: Hoare triple {1090#true} [88] L-1-->mainENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:08,248 INFO L284 TraceCheckUtils]: 3: Hoare quadruple {1090#true} {1090#true} [117] ULTIMATE.initEXIT-->L-1: AOR: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] LVA: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:08,248 INFO L290 TraceCheckUtils]: 2: Hoare triple {1090#true} [92] ULTIMATE.initFINAL-->ULTIMATE.initEXIT: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:08,249 INFO L290 TraceCheckUtils]: 1: Hoare triple {1090#true} [89] ULTIMATE.initENTRY-->ULTIMATE.initFINAL: Formula: (let ((.cse0 (select |v_#memory_int_1| 1))) (and (= 48 (select .cse0 0)) (= (select |v_#valid_1| 2) 1) (= (select |v_#valid_1| 0) 0) (< 0 |v_#StackHeapBarrier_1|) (= |v_#NULL.base_1| 0) (= (select |v_#length_1| 2) 9) (= (select |v_#valid_1| 1) 1) (= 2 (select |v_#length_1| 1)) (= (select .cse0 1) 0) (= |v_#NULL.offset_1| 0))) InVars {#memory_int=|v_#memory_int_1|, #StackHeapBarrier=|v_#StackHeapBarrier_1|, #length=|v_#length_1|, #valid=|v_#valid_1|} OutVars{#StackHeapBarrier=|v_#StackHeapBarrier_1|, #valid=|v_#valid_1|, #memory_int=|v_#memory_int_1|, #NULL.offset=|v_#NULL.offset_1|, #length=|v_#length_1|, #NULL.base=|v_#NULL.base_1|} AuxVars[] AssignedVars[#NULL.offset, #NULL.base] {1090#true} is VALID [2022-04-27 16:17:08,249 INFO L272 TraceCheckUtils]: 0: Hoare triple {1090#true} [87] ULTIMATE.startENTRY-->ULTIMATE.initENTRY: Formula: true InVars {} OutVars{} AuxVars[] AssignedVars[] {1090#true} is VALID [2022-04-27 16:17:08,249 INFO L134 CoverageAnalysis]: Checked inductivity of 8 backedges. 2 proven. 6 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2022-04-27 16:17:08,249 INFO L157 FreeRefinementEngine]: IpTcStrategyModuleZ3 [1158992168] provided 0 perfect and 2 imperfect interpolant sequences [2022-04-27 16:17:08,249 INFO L184 FreeRefinementEngine]: Found 0 perfect and 3 imperfect interpolant sequences. [2022-04-27 16:17:08,249 INFO L197 FreeRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [14, 14, 14] total 34 [2022-04-27 16:17:08,249 INFO L121 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1384012706] [2022-04-27 16:17:08,249 INFO L85 oduleStraightlineAll]: Using 3 imperfect interpolants to construct interpolant automaton [2022-04-27 16:17:08,250 INFO L78 Accepts]: Start accepts. Automaton has has 34 states, 33 states have (on average 1.5151515151515151) internal successors, (50), 31 states have internal predecessors, (50), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) Word has length 27 [2022-04-27 16:17:08,250 INFO L84 Accepts]: Finished accepts. word is accepted. [2022-04-27 16:17:08,250 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with has 34 states, 33 states have (on average 1.5151515151515151) internal successors, (50), 31 states have internal predecessors, (50), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:08,318 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 62 edges. 62 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:17:08,318 INFO L571 AbstractCegarLoop]: INTERPOLANT automaton has 34 states [2022-04-27 16:17:08,318 INFO L100 FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL [2022-04-27 16:17:08,319 INFO L143 InterpolantAutomaton]: Constructing interpolant automaton starting with 34 interpolants. [2022-04-27 16:17:08,319 INFO L145 InterpolantAutomaton]: CoverageRelationStatistics Valid=165, Invalid=957, Unknown=0, NotChecked=0, Total=1122 [2022-04-27 16:17:08,319 INFO L87 Difference]: Start difference. First operand 48 states and 56 transitions. Second operand has 34 states, 33 states have (on average 1.5151515151515151) internal successors, (50), 31 states have internal predecessors, (50), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:11,590 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:11,591 INFO L93 Difference]: Finished difference Result 63 states and 77 transitions. [2022-04-27 16:17:11,591 INFO L141 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 30 states. [2022-04-27 16:17:11,592 INFO L78 Accepts]: Start accepts. Automaton has has 34 states, 33 states have (on average 1.5151515151515151) internal successors, (50), 31 states have internal predecessors, (50), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) Word has length 27 [2022-04-27 16:17:11,592 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2022-04-27 16:17:11,592 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 34 states, 33 states have (on average 1.5151515151515151) internal successors, (50), 31 states have internal predecessors, (50), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:11,593 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 30 states to 30 states and 56 transitions. [2022-04-27 16:17:11,593 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 34 states, 33 states have (on average 1.5151515151515151) internal successors, (50), 31 states have internal predecessors, (50), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:11,595 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 30 states to 30 states and 56 transitions. [2022-04-27 16:17:11,596 INFO L86 InductivityCheck]: Starting inductivity check of a Floyd-Hoare automaton with 30 states and 56 transitions. [2022-04-27 16:17:11,659 INFO L122 InductivityCheck]: Floyd-Hoare automaton has 56 edges. 56 inductive. 0 not inductive. 0 times theorem prover too weak to decide inductivity. [2022-04-27 16:17:11,659 INFO L225 Difference]: With dead ends: 63 [2022-04-27 16:17:11,659 INFO L226 Difference]: Without dead ends: 0 [2022-04-27 16:17:11,660 INFO L412 NwaCegarLoop]: 0 DeclaredPredicates, 98 GetRequests, 36 SyntacticMatches, 3 SemanticMatches, 59 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 978 ImplicationChecksByTransitivity, 2.6s TimeCoverageRelationStatistics Valid=647, Invalid=3013, Unknown=0, NotChecked=0, Total=3660 [2022-04-27 16:17:11,661 INFO L413 NwaCegarLoop]: 13 mSDtfsCounter, 92 mSDsluCounter, 87 mSDsCounter, 0 mSdLazyCounter, 425 mSolverCounterSat, 106 mSolverCounterUnsat, 0 mSolverCounterUnknown, 0 mSolverCounterNotChecked, 0.5s Time, 0 mProtectedPredicate, 0 mProtectedAction, 92 SdHoareTripleChecker+Valid, 100 SdHoareTripleChecker+Invalid, 531 SdHoareTripleChecker+Unknown, 0 SdHoareTripleChecker+Unchecked, 0.0s SdHoareTripleChecker+Time, 106 IncrementalHoareTripleChecker+Valid, 425 IncrementalHoareTripleChecker+Invalid, 0 IncrementalHoareTripleChecker+Unknown, 0 IncrementalHoareTripleChecker+Unchecked, 0.6s IncrementalHoareTripleChecker+Time [2022-04-27 16:17:11,661 INFO L414 NwaCegarLoop]: SdHoareTripleChecker [92 Valid, 100 Invalid, 531 Unknown, 0 Unchecked, 0.0s Time], IncrementalHoareTripleChecker [106 Valid, 425 Invalid, 0 Unknown, 0 Unchecked, 0.6s Time] [2022-04-27 16:17:11,662 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 0 states. [2022-04-27 16:17:11,662 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 0 to 0. [2022-04-27 16:17:11,662 INFO L214 AbstractMinimizeNwa]: Start testing correctness of minimizeSevpa [2022-04-27 16:17:11,662 INFO L82 GeneralOperation]: Start isEquivalent. First operand 0 states. Second operand has 0 states, 0 states have (on average 0.0) internal successors, (0), 0 states have internal predecessors, (0), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) [2022-04-27 16:17:11,662 INFO L74 IsIncluded]: Start isIncluded. First operand 0 states. Second operand has 0 states, 0 states have (on average 0.0) internal successors, (0), 0 states have internal predecessors, (0), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) [2022-04-27 16:17:11,662 INFO L87 Difference]: Start difference. First operand 0 states. Second operand has 0 states, 0 states have (on average 0.0) internal successors, (0), 0 states have internal predecessors, (0), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) [2022-04-27 16:17:11,662 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:11,662 INFO L93 Difference]: Finished difference Result 0 states and 0 transitions. [2022-04-27 16:17:11,662 INFO L276 IsEmpty]: Start isEmpty. Operand 0 states and 0 transitions. [2022-04-27 16:17:11,662 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:17:11,662 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:17:11,663 INFO L74 IsIncluded]: Start isIncluded. First operand has 0 states, 0 states have (on average 0.0) internal successors, (0), 0 states have internal predecessors, (0), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) Second operand 0 states. [2022-04-27 16:17:11,663 INFO L87 Difference]: Start difference. First operand has 0 states, 0 states have (on average 0.0) internal successors, (0), 0 states have internal predecessors, (0), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) Second operand 0 states. [2022-04-27 16:17:11,663 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2022-04-27 16:17:11,663 INFO L93 Difference]: Finished difference Result 0 states and 0 transitions. [2022-04-27 16:17:11,663 INFO L276 IsEmpty]: Start isEmpty. Operand 0 states and 0 transitions. [2022-04-27 16:17:11,663 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:17:11,663 INFO L83 IsIncluded]: Finished isIncluded. Language is included [2022-04-27 16:17:11,663 INFO L88 GeneralOperation]: Finished isEquivalent. [2022-04-27 16:17:11,663 INFO L221 AbstractMinimizeNwa]: Finished testing correctness of minimizeSevpa [2022-04-27 16:17:11,663 INFO L82 GeneralOperation]: Start removeUnreachable. Operand has 0 states, 0 states have (on average 0.0) internal successors, (0), 0 states have internal predecessors, (0), 0 states have call successors, (0), 0 states have call predecessors, (0), 0 states have return successors, (0), 0 states have call predecessors, (0), 0 states have call successors, (0) [2022-04-27 16:17:11,663 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 0 states to 0 states and 0 transitions. [2022-04-27 16:17:11,663 INFO L78 Accepts]: Start accepts. Automaton has 0 states and 0 transitions. Word has length 27 [2022-04-27 16:17:11,663 INFO L84 Accepts]: Finished accepts. word is rejected. [2022-04-27 16:17:11,664 INFO L495 AbstractCegarLoop]: Abstraction has 0 states and 0 transitions. [2022-04-27 16:17:11,664 INFO L496 AbstractCegarLoop]: INTERPOLANT automaton has has 34 states, 33 states have (on average 1.5151515151515151) internal successors, (50), 31 states have internal predecessors, (50), 5 states have call successors, (8), 4 states have call predecessors, (8), 1 states have return successors, (4), 4 states have call predecessors, (4), 4 states have call successors, (4) [2022-04-27 16:17:11,664 INFO L276 IsEmpty]: Start isEmpty. Operand 0 states and 0 transitions. [2022-04-27 16:17:11,664 INFO L282 IsEmpty]: Finished isEmpty. No accepting run. [2022-04-27 16:17:11,666 INFO L805 garLoopResultBuilder]: Registering result SAFE for location __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION (0 of 1 remaining) [2022-04-27 16:17:11,682 INFO L540 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true (4)] Forceful destruction successful, exit code 0 [2022-04-27 16:17:11,866 WARN L477 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: SelfDestructingSolverStorable4,4 /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 -smt2 -in SMTLIB2_COMPLIANT=true [2022-04-27 16:17:11,868 INFO L356 BasicCegarLoop]: Path program histogram: [1, 1, 1, 1, 1] [2022-04-27 16:17:11,869 INFO L176 ceAbstractionStarter]: Computing trace abstraction results [2022-04-27 16:17:11,870 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction CFG 27.04 04:17:11 BasicIcfg [2022-04-27 16:17:11,870 INFO L132 PluginConnector]: ------------------------ END TraceAbstraction---------------------------- [2022-04-27 16:17:11,871 INFO L158 Benchmark]: Toolchain (without parser) took 16197.99ms. Allocated memory was 227.5MB in the beginning and 362.8MB in the end (delta: 135.3MB). Free memory was 171.7MB in the beginning and 199.2MB in the end (delta: -27.5MB). Peak memory consumption was 108.6MB. Max. memory is 8.0GB. [2022-04-27 16:17:11,871 INFO L158 Benchmark]: CDTParser took 0.09ms. Allocated memory is still 227.5MB. Free memory is still 187.8MB. There was no memory consumed. Max. memory is 8.0GB. [2022-04-27 16:17:11,871 INFO L158 Benchmark]: CACSL2BoogieTranslator took 243.50ms. Allocated memory is still 227.5MB. Free memory was 171.5MB in the beginning and 197.7MB in the end (delta: -26.2MB). Peak memory consumption was 11.4MB. Max. memory is 8.0GB. [2022-04-27 16:17:11,872 INFO L158 Benchmark]: Boogie Preprocessor took 37.10ms. Allocated memory is still 227.5MB. Free memory was 197.7MB in the beginning and 196.2MB in the end (delta: 1.6MB). Peak memory consumption was 1.0MB. Max. memory is 8.0GB. [2022-04-27 16:17:11,872 INFO L158 Benchmark]: RCFGBuilder took 302.15ms. Allocated memory is still 227.5MB. Free memory was 196.2MB in the beginning and 183.1MB in the end (delta: 13.1MB). Peak memory consumption was 13.6MB. Max. memory is 8.0GB. [2022-04-27 16:17:11,872 INFO L158 Benchmark]: IcfgTransformer took 599.96ms. Allocated memory is still 227.5MB. Free memory was 183.1MB in the beginning and 149.5MB in the end (delta: 33.6MB). Peak memory consumption was 33.6MB. Max. memory is 8.0GB. [2022-04-27 16:17:11,872 INFO L158 Benchmark]: TraceAbstraction took 15009.10ms. Allocated memory was 227.5MB in the beginning and 362.8MB in the end (delta: 135.3MB). Free memory was 149.0MB in the beginning and 199.2MB in the end (delta: -50.2MB). Peak memory consumption was 86.7MB. Max. memory is 8.0GB. [2022-04-27 16:17:11,873 INFO L339 ainManager$Toolchain]: ####################### End [Toolchain 1] ####################### --- Results --- * Results from IcfgTransformer: - StatisticsResult: Jordan loop acceleration statistics 2 HavocedVariables, 2 AssignedVariables, 0 ReadonlyVariables, Eigenvalues: {1={1=1, 2=1}}, 1 SequentialAcceleration, 0 AlternatingAcceleration, 1 QuantifierFreeResult - StatisticsResult: Jordan loop acceleration statistics 2 HavocedVariables, 2 AssignedVariables, 0 ReadonlyVariables, Eigenvalues: {1={1=1, 2=1}}, 1 SequentialAcceleration, 0 AlternatingAcceleration, 1 QuantifierFreeResult * Results from de.uni_freiburg.informatik.ultimate.core: - AssertionsEnabledResult: Assertions are enabled Assertions are enabled - StatisticsResult: Toolchain Benchmarks Benchmark results are: * CDTParser took 0.09ms. Allocated memory is still 227.5MB. Free memory is still 187.8MB. There was no memory consumed. Max. memory is 8.0GB. * CACSL2BoogieTranslator took 243.50ms. Allocated memory is still 227.5MB. Free memory was 171.5MB in the beginning and 197.7MB in the end (delta: -26.2MB). Peak memory consumption was 11.4MB. Max. memory is 8.0GB. * Boogie Preprocessor took 37.10ms. Allocated memory is still 227.5MB. Free memory was 197.7MB in the beginning and 196.2MB in the end (delta: 1.6MB). Peak memory consumption was 1.0MB. Max. memory is 8.0GB. * RCFGBuilder took 302.15ms. Allocated memory is still 227.5MB. Free memory was 196.2MB in the beginning and 183.1MB in the end (delta: 13.1MB). Peak memory consumption was 13.6MB. Max. memory is 8.0GB. * IcfgTransformer took 599.96ms. Allocated memory is still 227.5MB. Free memory was 183.1MB in the beginning and 149.5MB in the end (delta: 33.6MB). Peak memory consumption was 33.6MB. Max. memory is 8.0GB. * TraceAbstraction took 15009.10ms. Allocated memory was 227.5MB in the beginning and 362.8MB in the end (delta: 135.3MB). Free memory was 149.0MB in the beginning and 199.2MB in the end (delta: -50.2MB). Peak memory consumption was 86.7MB. Max. memory is 8.0GB. * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: - StatisticsResult: ErrorAutomatonStatistics NumberErrorTraces: 0, NumberStatementsAllTraces: 0, NumberRelevantStatements: 0, 0.0s ErrorAutomatonConstructionTimeTotal, 0.0s FaulLocalizationTime, NumberStatementsFirstTrace: -1, TraceLengthAvg: 0, 0.0s ErrorAutomatonConstructionTimeAvg, 0.0s ErrorAutomatonDifferenceTimeAvg, 0.0s ErrorAutomatonDifferenceTimeTotal, NumberOfNoEnhancement: 0, NumberOfFiniteEnhancement: 0, NumberOfInfiniteEnhancement: 0 - PositiveResult [Line: 19]: call to reach_error is unreachable For all program executions holds that call to reach_error is unreachable at this location - StatisticsResult: Ultimate Automizer benchmark data CFG has 4 procedures, 25 locations, 1 error locations. Started 1 CEGAR loops. OverallTime: 15.0s, OverallIterations: 5, TraceHistogramMax: 2, PathProgramHistogramMax: 1, EmptinessCheckTime: 0.0s, AutomataDifference: 7.5s, DeadEndRemovalTime: 0.0s, HoareAnnotationTime: 0.0s, InitialAbstractionConstructionTime: 0.0s, HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 368 SdHoareTripleChecker+Valid, 1.7s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 364 mSDsluCounter, 338 SdHoareTripleChecker+Invalid, 1.7s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 246 mSDsCounter, 300 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 1397 IncrementalHoareTripleChecker+Invalid, 1697 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 300 mSolverCounterUnsat, 92 mSDtfsCounter, 1397 mSolverCounterSat, 0.0s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown, PredicateUnifierStatistics: 0 DeclaredPredicates, 277 GetRequests, 99 SyntacticMatches, 9 SemanticMatches, 169 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 2289 ImplicationChecksByTransitivity, 4.7s Time, 0.0s BasicInterpolantAutomatonTime, BiggestAbstraction: size=48occurred in iteration=4, InterpolantAutomatonStates: 94, traceCheckStatistics: No data available, InterpolantConsolidationStatistics: No data available, PathInvariantsStatistics: No data available, 0/0 InterpolantCoveringCapability, TotalInterpolationStatistics: No data available, 0.0s DumpTime, AutomataMinimizationStatistics: 0.1s AutomataMinimizationTime, 5 MinimizatonAttempts, 29 StatesRemovedByMinimization, 3 NontrivialMinimizations, HoareAnnotationStatistics: No data available, RefinementEngineStatistics: TRACE_CHECK: 0.0s SsaConstructionTime, 0.1s SatisfiabilityAnalysisTime, 6.2s InterpolantComputationTime, 174 NumberOfCodeBlocks, 174 NumberOfCodeBlocksAsserted, 8 NumberOfCheckSat, 233 ConstructedInterpolants, 0 QuantifiedInterpolants, 1787 SizeOfPredicates, 40 NumberOfNonLiveVariables, 234 ConjunctsInSsa, 39 ConjunctsInUnsatCore, 11 InterpolantComputations, 2 PerfectInterpolantSequences, 14/42 InterpolantCoveringCapability, INVARIANT_SYNTHESIS: No data available, INTERPOLANT_CONSOLIDATION: No data available, ABSTRACT_INTERPRETATION: No data available, PDR: No data available, ACCELERATED_INTERPOLATION: No data available, SIFA: No data available, ReuseStatistics: No data available - AllSpecificationsHoldResult: All specifications hold 1 specifications checked. All of them hold RESULT: Ultimate proved your program to be correct! [2022-04-27 16:17:11,908 INFO L540 MonitoredProcess]: [MP /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (1)] Forceful destruction successful, exit code 0 Received shutdown request...