java -Xmx8000000000 -Xss4m -jar ./plugins/org.eclipse.equinox.launcher_1.3.100.v20150511-1540.jar -data @noDefault -ultimatedata ./data -tc ../../../trunk/examples/toolchains/AutomizerC.xml -s ../../../trunk/examples/settings/default/automizer/svcomp-Reach-32bit-Automizer_Default.epf --traceabstraction.trace.refinement.strategy SIFA_TAIPAN --sifa.abstract.domain CompoundDomain --rcfgbuilder.size.of.a.code.block LoopFreeBlock --sifa.call.summarizer TopInputCallSummarizer --sifa.fluid SizeLimitFluid --sifa.simplification.technique SIMPLIFY_QUICK -i ../../../trunk/examples/svcomp/array-industry-pattern/array_monotonic.i -------------------------------------------------------------------------------- This is Ultimate 0.1.24-36ac518-m [2019-10-07 00:32:53,922 INFO L177 SettingsManager]: Resetting all preferences to default values... [2019-10-07 00:32:53,925 INFO L181 SettingsManager]: Resetting UltimateCore preferences to default values [2019-10-07 00:32:53,944 INFO L184 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2019-10-07 00:32:53,944 INFO L181 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2019-10-07 00:32:53,946 INFO L181 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2019-10-07 00:32:53,948 INFO L181 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2019-10-07 00:32:53,957 INFO L181 SettingsManager]: Resetting LassoRanker preferences to default values [2019-10-07 00:32:53,963 INFO L181 SettingsManager]: Resetting Reaching Definitions preferences to default values [2019-10-07 00:32:53,966 INFO L181 SettingsManager]: Resetting SyntaxChecker preferences to default values [2019-10-07 00:32:53,967 INFO L181 SettingsManager]: Resetting Sifa preferences to default values [2019-10-07 00:32:53,969 INFO L184 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2019-10-07 00:32:53,970 INFO L181 SettingsManager]: Resetting LTL2Aut preferences to default values [2019-10-07 00:32:53,972 INFO L181 SettingsManager]: Resetting PEA to Boogie preferences to default values [2019-10-07 00:32:53,974 INFO L181 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2019-10-07 00:32:53,975 INFO L181 SettingsManager]: Resetting ChcToBoogie preferences to default values [2019-10-07 00:32:53,977 INFO L181 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2019-10-07 00:32:53,978 INFO L181 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2019-10-07 00:32:53,979 INFO L181 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2019-10-07 00:32:53,983 INFO L181 SettingsManager]: Resetting CodeCheck preferences to default values [2019-10-07 00:32:53,988 INFO L181 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2019-10-07 00:32:53,991 INFO L181 SettingsManager]: Resetting RCFGBuilder preferences to default values [2019-10-07 00:32:53,993 INFO L181 SettingsManager]: Resetting Referee preferences to default values [2019-10-07 00:32:53,994 INFO L181 SettingsManager]: Resetting TraceAbstraction preferences to default values [2019-10-07 00:32:53,996 INFO L184 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2019-10-07 00:32:53,996 INFO L184 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2019-10-07 00:32:53,996 INFO L181 SettingsManager]: Resetting TreeAutomizer preferences to default values [2019-10-07 00:32:53,998 INFO L181 SettingsManager]: Resetting IcfgToChc preferences to default values [2019-10-07 00:32:53,999 INFO L181 SettingsManager]: Resetting IcfgTransformer preferences to default values [2019-10-07 00:32:54,000 INFO L184 SettingsManager]: ReqToTest provides no preferences, ignoring... [2019-10-07 00:32:54,001 INFO L181 SettingsManager]: Resetting Boogie Printer preferences to default values [2019-10-07 00:32:54,002 INFO L181 SettingsManager]: Resetting ChcSmtPrinter preferences to default values [2019-10-07 00:32:54,003 INFO L181 SettingsManager]: Resetting ReqPrinter preferences to default values [2019-10-07 00:32:54,004 INFO L181 SettingsManager]: Resetting Witness Printer preferences to default values [2019-10-07 00:32:54,006 INFO L184 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2019-10-07 00:32:54,006 INFO L181 SettingsManager]: Resetting CDTParser preferences to default values [2019-10-07 00:32:54,007 INFO L184 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2019-10-07 00:32:54,007 INFO L184 SettingsManager]: ReqParser provides no preferences, ignoring... [2019-10-07 00:32:54,007 INFO L181 SettingsManager]: Resetting SmtParser preferences to default values [2019-10-07 00:32:54,008 INFO L181 SettingsManager]: Resetting Witness Parser preferences to default values [2019-10-07 00:32:54,009 INFO L188 SettingsManager]: Finished resetting all preferences to default values... [2019-10-07 00:32:54,009 INFO L101 SettingsManager]: Beginning loading settings from /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/settings/default/automizer/svcomp-Reach-32bit-Automizer_Default.epf [2019-10-07 00:32:54,023 INFO L113 SettingsManager]: Loading preferences was successful [2019-10-07 00:32:54,023 INFO L115 SettingsManager]: Preferences different from defaults after loading the file: [2019-10-07 00:32:54,024 INFO L136 SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults: [2019-10-07 00:32:54,024 INFO L138 SettingsManager]: * Create parallel compositions if possible=false [2019-10-07 00:32:54,025 INFO L138 SettingsManager]: * Use SBE=true [2019-10-07 00:32:54,025 INFO L136 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2019-10-07 00:32:54,025 INFO L138 SettingsManager]: * sizeof long=4 [2019-10-07 00:32:54,025 INFO L138 SettingsManager]: * Overapproximate operations on floating types=true [2019-10-07 00:32:54,025 INFO L138 SettingsManager]: * sizeof POINTER=4 [2019-10-07 00:32:54,026 INFO L138 SettingsManager]: * Check division by zero=IGNORE [2019-10-07 00:32:54,026 INFO L138 SettingsManager]: * Pointer to allocated memory at dereference=IGNORE [2019-10-07 00:32:54,026 INFO L138 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2019-10-07 00:32:54,026 INFO L138 SettingsManager]: * Check array bounds for arrays that are off heap=IGNORE [2019-10-07 00:32:54,026 INFO L138 SettingsManager]: * sizeof long double=12 [2019-10-07 00:32:54,027 INFO L138 SettingsManager]: * Check if freed pointer was valid=false [2019-10-07 00:32:54,027 INFO L138 SettingsManager]: * Use constant arrays=true [2019-10-07 00:32:54,027 INFO L138 SettingsManager]: * Pointer base address is valid at dereference=IGNORE [2019-10-07 00:32:54,027 INFO L136 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2019-10-07 00:32:54,027 INFO L138 SettingsManager]: * Size of a code block=SequenceOfStatements [2019-10-07 00:32:54,028 INFO L138 SettingsManager]: * To the following directory=./dump/ [2019-10-07 00:32:54,028 INFO L138 SettingsManager]: * SMT solver=External_DefaultMode [2019-10-07 00:32:54,028 INFO L138 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2019-10-07 00:32:54,028 INFO L136 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2019-10-07 00:32:54,029 INFO L138 SettingsManager]: * Compute Interpolants along a Counterexample=FPandBP [2019-10-07 00:32:54,029 INFO L138 SettingsManager]: * Positions where we compute the Hoare Annotation=LoopsAndPotentialCycles [2019-10-07 00:32:54,029 INFO L138 SettingsManager]: * Trace refinement strategy=CAMEL [2019-10-07 00:32:54,029 INFO L138 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in [2019-10-07 00:32:54,029 INFO L138 SettingsManager]: * Compute Hoare Annotation of negated interpolant automaton, abstraction and CFG=true [2019-10-07 00:32:54,030 INFO L138 SettingsManager]: * SMT solver=External_ModelsAndUnsatCoreMode Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: Trace refinement strategy -> SIFA_TAIPAN Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.sifa: Abstract Domain -> CompoundDomain Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder: Size of a code block -> LoopFreeBlock Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.sifa: Call Summarizer -> TopInputCallSummarizer Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.sifa: Fluid -> SizeLimitFluid Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.sifa: Simplification Technique -> SIMPLIFY_QUICK [2019-10-07 00:32:54,334 INFO L81 nceAwareModelManager]: Repository-Root is: /tmp [2019-10-07 00:32:54,347 INFO L258 ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized [2019-10-07 00:32:54,350 INFO L214 ainManager$Toolchain]: [Toolchain 1]: Toolchain selected. [2019-10-07 00:32:54,352 INFO L271 PluginConnector]: Initializing CDTParser... [2019-10-07 00:32:54,352 INFO L275 PluginConnector]: CDTParser initialized [2019-10-07 00:32:54,353 INFO L428 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/svcomp/array-industry-pattern/array_monotonic.i [2019-10-07 00:32:54,409 INFO L220 CDTParser]: Created temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/f720728fc/3654539662f446a5999ce9f9e180d299/FLAG9e56257a0 [2019-10-07 00:32:54,851 INFO L306 CDTParser]: Found 1 translation units. [2019-10-07 00:32:54,851 INFO L160 CDTParser]: Scanning /storage/repos/ultimate/trunk/examples/svcomp/array-industry-pattern/array_monotonic.i [2019-10-07 00:32:54,858 INFO L349 CDTParser]: About to delete temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/f720728fc/3654539662f446a5999ce9f9e180d299/FLAG9e56257a0 [2019-10-07 00:32:55,247 INFO L357 CDTParser]: Successfully deleted /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/f720728fc/3654539662f446a5999ce9f9e180d299 [2019-10-07 00:32:55,257 INFO L296 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2019-10-07 00:32:55,259 INFO L131 ToolchainWalker]: Walking toolchain with 4 elements. [2019-10-07 00:32:55,259 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2019-10-07 00:32:55,260 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2019-10-07 00:32:55,263 INFO L275 PluginConnector]: CACSL2BoogieTranslator initialized [2019-10-07 00:32:55,264 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,267 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@599a6431 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55, skipping insertion in model container [2019-10-07 00:32:55,267 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,275 INFO L142 MainTranslator]: Starting translation in SV-COMP mode [2019-10-07 00:32:55,298 INFO L173 MainTranslator]: Built tables and reachable declarations [2019-10-07 00:32:55,546 INFO L206 PostProcessor]: Analyzing one entry point: main [2019-10-07 00:32:55,556 INFO L188 MainTranslator]: Completed pre-run [2019-10-07 00:32:55,584 INFO L206 PostProcessor]: Analyzing one entry point: main [2019-10-07 00:32:55,608 INFO L192 MainTranslator]: Completed translation [2019-10-07 00:32:55,608 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55 WrapperNode [2019-10-07 00:32:55,609 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2019-10-07 00:32:55,609 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2019-10-07 00:32:55,609 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2019-10-07 00:32:55,610 INFO L275 PluginConnector]: Boogie Preprocessor initialized [2019-10-07 00:32:55,705 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,705 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,714 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,714 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,721 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,726 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,728 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (1/1) ... [2019-10-07 00:32:55,730 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2019-10-07 00:32:55,730 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2019-10-07 00:32:55,730 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2019-10-07 00:32:55,731 INFO L275 PluginConnector]: RCFGBuilder initialized [2019-10-07 00:32:55,732 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (1/1) ... No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2019-10-07 00:32:55,792 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2019-10-07 00:32:55,792 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2019-10-07 00:32:55,793 INFO L138 BoogieDeclarations]: Found implementation of procedure __VERIFIER_assert [2019-10-07 00:32:55,793 INFO L138 BoogieDeclarations]: Found implementation of procedure main [2019-10-07 00:32:55,793 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_error [2019-10-07 00:32:55,793 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_assert [2019-10-07 00:32:55,793 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_int [2019-10-07 00:32:55,793 INFO L130 BoogieDeclarations]: Found specification of procedure main [2019-10-07 00:32:55,794 INFO L130 BoogieDeclarations]: Found specification of procedure #Ultimate.allocOnStack [2019-10-07 00:32:55,794 INFO L130 BoogieDeclarations]: Found specification of procedure write~int [2019-10-07 00:32:55,794 INFO L130 BoogieDeclarations]: Found specification of procedure read~int [2019-10-07 00:32:55,794 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc [2019-10-07 00:32:55,794 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2019-10-07 00:32:55,794 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2019-10-07 00:32:56,076 INFO L279 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2019-10-07 00:32:56,077 INFO L284 CfgBuilder]: Removed 2 assume(true) statements. [2019-10-07 00:32:56,078 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 07.10 12:32:56 BoogieIcfgContainer [2019-10-07 00:32:56,078 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2019-10-07 00:32:56,080 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2019-10-07 00:32:56,080 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2019-10-07 00:32:56,083 INFO L275 PluginConnector]: TraceAbstraction initialized [2019-10-07 00:32:56,083 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 07.10 12:32:55" (1/3) ... [2019-10-07 00:32:56,084 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@60294237 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 07.10 12:32:56, skipping insertion in model container [2019-10-07 00:32:56,084 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 07.10 12:32:55" (2/3) ... [2019-10-07 00:32:56,085 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@60294237 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 07.10 12:32:56, skipping insertion in model container [2019-10-07 00:32:56,085 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 07.10 12:32:56" (3/3) ... [2019-10-07 00:32:56,087 INFO L109 eAbstractionObserver]: Analyzing ICFG array_monotonic.i [2019-10-07 00:32:56,099 INFO L152 ceAbstractionStarter]: Automizer settings: Hoare:true NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION [2019-10-07 00:32:56,118 INFO L164 ceAbstractionStarter]: Appying trace abstraction to program that has 1 error locations. [2019-10-07 00:32:56,148 INFO L249 AbstractCegarLoop]: Starting to check reachability of 1 error locations. [2019-10-07 00:32:56,203 INFO L373 AbstractCegarLoop]: Interprodecural is true [2019-10-07 00:32:56,204 INFO L374 AbstractCegarLoop]: Hoare is true [2019-10-07 00:32:56,204 INFO L375 AbstractCegarLoop]: Compute interpolants for FPandBP [2019-10-07 00:32:56,204 INFO L376 AbstractCegarLoop]: Backedges is STRAIGHT_LINE [2019-10-07 00:32:56,204 INFO L377 AbstractCegarLoop]: Determinization is PREDICATE_ABSTRACTION [2019-10-07 00:32:56,204 INFO L378 AbstractCegarLoop]: Difference is false [2019-10-07 00:32:56,205 INFO L379 AbstractCegarLoop]: Minimize is MINIMIZE_SEVPA [2019-10-07 00:32:56,205 INFO L383 AbstractCegarLoop]: ======== Iteration 0==of CEGAR loop == AllErrorsAtOnce======== [2019-10-07 00:32:56,223 INFO L276 IsEmpty]: Start isEmpty. Operand 20 states. [2019-10-07 00:32:56,229 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 13 [2019-10-07 00:32:56,229 INFO L377 BasicCegarLoop]: Found error trace [2019-10-07 00:32:56,230 INFO L385 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-07 00:32:56,232 INFO L410 AbstractCegarLoop]: === Iteration 1 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-07 00:32:56,238 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-07 00:32:56,238 INFO L82 PathProgramCache]: Analyzing trace with hash 187881276, now seen corresponding path program 1 times [2019-10-07 00:32:56,247 INFO L150 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-07 00:32:56,248 INFO L231 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:32:56,248 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:32:56,248 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:32:56,248 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-07 00:32:56,342 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:32:56,399 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2019-10-07 00:32:56,401 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:32:56,401 INFO L211 tionRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2019-10-07 00:32:56,402 INFO L224 tionRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2019-10-07 00:32:56,407 INFO L442 AbstractCegarLoop]: Interpolant automaton has 3 states [2019-10-07 00:32:56,420 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2019-10-07 00:32:56,421 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2019-10-07 00:32:56,423 INFO L87 Difference]: Start difference. First operand 20 states. Second operand 3 states. [2019-10-07 00:32:56,490 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-07 00:32:56,490 INFO L93 Difference]: Finished difference Result 40 states and 51 transitions. [2019-10-07 00:32:56,491 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2019-10-07 00:32:56,493 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 12 [2019-10-07 00:32:56,493 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-07 00:32:56,505 INFO L225 Difference]: With dead ends: 40 [2019-10-07 00:32:56,505 INFO L226 Difference]: Without dead ends: 23 [2019-10-07 00:32:56,509 INFO L606 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2019-10-07 00:32:56,531 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 23 states. [2019-10-07 00:32:56,555 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 23 to 18. [2019-10-07 00:32:56,557 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 18 states. [2019-10-07 00:32:56,558 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 18 states to 18 states and 20 transitions. [2019-10-07 00:32:56,560 INFO L78 Accepts]: Start accepts. Automaton has 18 states and 20 transitions. Word has length 12 [2019-10-07 00:32:56,560 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-07 00:32:56,561 INFO L462 AbstractCegarLoop]: Abstraction has 18 states and 20 transitions. [2019-10-07 00:32:56,561 INFO L463 AbstractCegarLoop]: Interpolant automaton has 3 states. [2019-10-07 00:32:56,561 INFO L276 IsEmpty]: Start isEmpty. Operand 18 states and 20 transitions. [2019-10-07 00:32:56,562 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 14 [2019-10-07 00:32:56,562 INFO L377 BasicCegarLoop]: Found error trace [2019-10-07 00:32:56,562 INFO L385 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-07 00:32:56,563 INFO L410 AbstractCegarLoop]: === Iteration 2 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-07 00:32:56,563 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-07 00:32:56,563 INFO L82 PathProgramCache]: Analyzing trace with hash -1754018738, now seen corresponding path program 1 times [2019-10-07 00:32:56,564 INFO L150 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-07 00:32:56,564 INFO L231 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:32:56,564 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:32:56,564 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:32:56,565 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-07 00:32:56,602 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:32:56,682 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2019-10-07 00:32:56,684 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:32:56,685 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [2019-10-07 00:32:56,685 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:32:56,755 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:32:56,757 INFO L256 TraceCheckSpWp]: Trace formula consists of 67 conjuncts, 3 conjunts are in the unsatisfiable core [2019-10-07 00:32:56,765 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-07 00:32:56,801 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2019-10-07 00:32:56,801 INFO L322 TraceCheckSpWp]: Computing backward predicates... [2019-10-07 00:32:56,839 INFO L134 CoverageAnalysis]: Checked inductivity of 1 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2019-10-07 00:32:56,839 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [2019-10-07 00:32:56,866 INFO L162 IcfgInterpreter]: Started Sifa with 13 locations of interest [2019-10-07 00:32:56,867 INFO L169 IcfgInterpreter]: Building call graph [2019-10-07 00:32:56,874 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-07 00:32:56,882 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-07 00:32:56,883 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-07 00:32:57,117 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-07 00:32:57,451 INFO L199 IcfgInterpreter]: Interpreting procedure __VERIFIER_assert with input of size 28 for LOIs [2019-10-07 00:32:57,484 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-07 00:32:57,498 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-07 00:32:57,498 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-07 00:32:57,499 INFO L193 IcfgInterpreter]: Reachable states at location L2 satisfy 98#(and (exists ((|v_main_~#b~0.base_BEFORE_CALL_1| Int) (v_prenex_2 Int) (|v_main_~#a~0.offset_BEFORE_CALL_1| Int) (|v_main_~#b~0.offset_BEFORE_CALL_1| Int) (v_prenex_1 Int) (|v_main_~#a~0.base_BEFORE_CALL_1| Int)) (or (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) |v_main_~#a~0.offset_BEFORE_CALL_1|)) (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) |v_main_~#b~0.offset_BEFORE_CALL_1|) 20)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) |v_main_~#a~0.offset_BEFORE_CALL_1|)) (= |__VERIFIER_assert_#in~cond| 0) (not (= (select (select |#memory_int| v_prenex_1) v_prenex_2) 20))))) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:32:57,500 INFO L193 IcfgInterpreter]: Reachable states at location L15-3 satisfy 78#(and (<= 0 main_~i~0) (<= main_~i~0 0) (= main_~i~0 0)) [2019-10-07 00:32:57,500 INFO L193 IcfgInterpreter]: Reachable states at location L2-1 satisfy 103#(and (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (<= 0 __VERIFIER_assert_~cond) (exists ((|v_main_~#b~0.base_BEFORE_CALL_1| Int) (v_prenex_2 Int) (|v_main_~#a~0.offset_BEFORE_CALL_1| Int) (|v_main_~#b~0.offset_BEFORE_CALL_1| Int) (v_prenex_1 Int) (|v_main_~#a~0.base_BEFORE_CALL_1| Int)) (or (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) |v_main_~#a~0.offset_BEFORE_CALL_1|)) (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) |v_main_~#b~0.offset_BEFORE_CALL_1|) 20)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) |v_main_~#a~0.offset_BEFORE_CALL_1|)) (= |__VERIFIER_assert_#in~cond| 0) (not (= (select (select |#memory_int| v_prenex_1) v_prenex_2) 20))))) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:32:57,500 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 112#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-07 00:32:57,502 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 108#(and (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (<= 0 __VERIFIER_assert_~cond) (exists ((|v_main_~#b~0.base_BEFORE_CALL_1| Int) (v_prenex_2 Int) (|v_main_~#a~0.offset_BEFORE_CALL_1| Int) (|v_main_~#b~0.offset_BEFORE_CALL_1| Int) (v_prenex_1 Int) (|v_main_~#a~0.base_BEFORE_CALL_1| Int)) (or (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) |v_main_~#a~0.offset_BEFORE_CALL_1|)) (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) |v_main_~#b~0.offset_BEFORE_CALL_1|) 20)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) |v_main_~#a~0.offset_BEFORE_CALL_1|)) (= |__VERIFIER_assert_#in~cond| 0) (not (= (select (select |#memory_int| v_prenex_1) v_prenex_2) 20))))) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:32:57,502 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:32:57,502 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:32:57,502 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 117#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:32:57,503 INFO L193 IcfgInterpreter]: Reachable states at location L9-3 satisfy 73#true [2019-10-07 00:32:57,503 INFO L193 IcfgInterpreter]: Reachable states at location L17 satisfy 83#(and (< main_~i~0 100000) (<= 0 main_~i~0) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (<= main_~i~0 0) (= main_~i~0 0)) [2019-10-07 00:32:57,504 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-07 00:32:57,505 INFO L193 IcfgInterpreter]: Reachable states at location L18 satisfy 88#(and (< main_~i~0 100000) (<= 0 main_~i~0) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (<= main_~i~0 0) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (= main_~i~0 0)) [2019-10-07 00:32:57,505 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertENTRY satisfy 93#(exists ((|v_main_~#b~0.base_BEFORE_CALL_1| Int) (v_prenex_2 Int) (|v_main_~#a~0.offset_BEFORE_CALL_1| Int) (|v_main_~#b~0.offset_BEFORE_CALL_1| Int) (v_prenex_1 Int) (|v_main_~#a~0.base_BEFORE_CALL_1| Int)) (or (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) |v_main_~#a~0.offset_BEFORE_CALL_1|)) (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_1|) |v_main_~#b~0.offset_BEFORE_CALL_1|) 20)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_1|) |v_main_~#a~0.offset_BEFORE_CALL_1|)) (= |__VERIFIER_assert_#in~cond| 0) (not (= (select (select |#memory_int| v_prenex_1) v_prenex_2) 20))))) [2019-10-07 00:32:57,807 INFO L211 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-07 00:32:57,807 INFO L224 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4, 4, 11] total 16 [2019-10-07 00:32:57,810 INFO L442 AbstractCegarLoop]: Interpolant automaton has 16 states [2019-10-07 00:32:57,810 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants. [2019-10-07 00:32:57,811 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=55, Invalid=185, Unknown=0, NotChecked=0, Total=240 [2019-10-07 00:32:57,811 INFO L87 Difference]: Start difference. First operand 18 states and 20 transitions. Second operand 16 states. [2019-10-07 00:32:58,374 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-07 00:32:58,374 INFO L93 Difference]: Finished difference Result 53 states and 65 transitions. [2019-10-07 00:32:58,375 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. [2019-10-07 00:32:58,375 INFO L78 Accepts]: Start accepts. Automaton has 16 states. Word has length 13 [2019-10-07 00:32:58,376 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-07 00:32:58,377 INFO L225 Difference]: With dead ends: 53 [2019-10-07 00:32:58,379 INFO L226 Difference]: Without dead ends: 41 [2019-10-07 00:32:58,382 INFO L606 BasicCegarLoop]: 0 DeclaredPredicates, 56 GetRequests, 31 SyntacticMatches, 1 SemanticMatches, 24 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 166 ImplicationChecksByTransitivity, 0.6s TimeCoverageRelationStatistics Valid=146, Invalid=504, Unknown=0, NotChecked=0, Total=650 [2019-10-07 00:32:58,383 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 41 states. [2019-10-07 00:32:58,399 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 41 to 28. [2019-10-07 00:32:58,400 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 28 states. [2019-10-07 00:32:58,404 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 28 states to 28 states and 31 transitions. [2019-10-07 00:32:58,404 INFO L78 Accepts]: Start accepts. Automaton has 28 states and 31 transitions. Word has length 13 [2019-10-07 00:32:58,404 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-07 00:32:58,405 INFO L462 AbstractCegarLoop]: Abstraction has 28 states and 31 transitions. [2019-10-07 00:32:58,405 INFO L463 AbstractCegarLoop]: Interpolant automaton has 16 states. [2019-10-07 00:32:58,414 INFO L276 IsEmpty]: Start isEmpty. Operand 28 states and 31 transitions. [2019-10-07 00:32:58,415 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 20 [2019-10-07 00:32:58,415 INFO L377 BasicCegarLoop]: Found error trace [2019-10-07 00:32:58,416 INFO L385 BasicCegarLoop]: trace histogram [4, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-07 00:32:58,622 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 2 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:32:58,622 INFO L410 AbstractCegarLoop]: === Iteration 3 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-07 00:32:58,623 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-07 00:32:58,623 INFO L82 PathProgramCache]: Analyzing trace with hash 2104496754, now seen corresponding path program 1 times [2019-10-07 00:32:58,623 INFO L150 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-07 00:32:58,624 INFO L231 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:32:58,624 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:32:58,624 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:32:58,624 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-07 00:32:58,651 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:32:58,721 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:32:58,721 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:32:58,722 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [2019-10-07 00:32:58,722 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 3 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 3 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:32:58,781 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:32:58,782 INFO L256 TraceCheckSpWp]: Trace formula consists of 91 conjuncts, 6 conjunts are in the unsatisfiable core [2019-10-07 00:32:58,784 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-07 00:32:58,805 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:32:58,805 INFO L322 TraceCheckSpWp]: Computing backward predicates... [2019-10-07 00:32:58,866 INFO L134 CoverageAnalysis]: Checked inductivity of 12 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:32:58,866 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [2019-10-07 00:32:58,868 INFO L162 IcfgInterpreter]: Started Sifa with 14 locations of interest [2019-10-07 00:32:58,868 INFO L169 IcfgInterpreter]: Building call graph [2019-10-07 00:32:58,869 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-07 00:32:58,869 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-07 00:32:58,870 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-07 00:32:58,928 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-07 00:32:59,263 INFO L199 IcfgInterpreter]: Interpreting procedure __VERIFIER_assert with input of size 55 for LOIs [2019-10-07 00:32:59,285 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-07 00:32:59,294 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-07 00:32:59,295 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-07 00:32:59,295 INFO L193 IcfgInterpreter]: Reachable states at location L2 satisfy 170#(and (exists ((v_prenex_6 Int) (v_prenex_7 Int) (|v_main_~#a~0.base_BEFORE_CALL_2| Int) (v_prenex_4 Int) (|v_main_~#b~0.base_BEFORE_CALL_2| Int) (v_prenex_5 Int) (|v_main_~#a~0.offset_BEFORE_CALL_2| Int) (v_prenex_3 Int) (|v_main_~#b~0.offset_BEFORE_CALL_2| Int) (v_prenex_8 Int) (v_main_~i~0_BEFORE_CALL_2 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_5) v_prenex_7) 10) (= (select (select |#memory_int| v_prenex_6) v_prenex_8) 20)) (and (= |__VERIFIER_assert_#in~cond| 0) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 v_main_~i~0_BEFORE_CALL_2) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2))))) (<= v_main_~i~0_BEFORE_CALL_2 0) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_5) v_prenex_7) 10) (not (= (select (select |#memory_int| v_prenex_3) v_prenex_4) 20))) (and (= |__VERIFIER_assert_#in~cond| 1) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 v_main_~i~0_BEFORE_CALL_2) (<= v_main_~i~0_BEFORE_CALL_2 0) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 1) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= v_main_~i~0_BEFORE_CALL_2 100000) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 0) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2))))) (<= v_main_~i~0_BEFORE_CALL_2 100000) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)))) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:32:59,296 INFO L193 IcfgInterpreter]: Reachable states at location L15-3 satisfy 137#(or (<= 2 main_~i~0) (and (<= 0 main_~i~0) (<= main_~i~0 0) (= main_~i~0 0))) [2019-10-07 00:32:59,297 INFO L193 IcfgInterpreter]: Reachable states at location L2-1 satisfy 175#(and (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (exists ((v_prenex_6 Int) (v_prenex_7 Int) (|v_main_~#a~0.base_BEFORE_CALL_2| Int) (v_prenex_4 Int) (|v_main_~#b~0.base_BEFORE_CALL_2| Int) (v_prenex_5 Int) (|v_main_~#a~0.offset_BEFORE_CALL_2| Int) (v_prenex_3 Int) (|v_main_~#b~0.offset_BEFORE_CALL_2| Int) (v_prenex_8 Int) (v_main_~i~0_BEFORE_CALL_2 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_5) v_prenex_7) 10) (= (select (select |#memory_int| v_prenex_6) v_prenex_8) 20)) (and (= |__VERIFIER_assert_#in~cond| 0) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 v_main_~i~0_BEFORE_CALL_2) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2))))) (<= v_main_~i~0_BEFORE_CALL_2 0) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_5) v_prenex_7) 10) (not (= (select (select |#memory_int| v_prenex_3) v_prenex_4) 20))) (and (= |__VERIFIER_assert_#in~cond| 1) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 v_main_~i~0_BEFORE_CALL_2) (<= v_main_~i~0_BEFORE_CALL_2 0) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 1) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= v_main_~i~0_BEFORE_CALL_2 100000) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 0) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2))))) (<= v_main_~i~0_BEFORE_CALL_2 100000) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 __VERIFIER_assert_~cond) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:32:59,297 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 184#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-07 00:32:59,298 INFO L193 IcfgInterpreter]: Reachable states at location L15-2 satisfy 132#(<= 0 main_~i~0) [2019-10-07 00:32:59,299 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 180#(and (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (exists ((v_prenex_6 Int) (v_prenex_7 Int) (|v_main_~#a~0.base_BEFORE_CALL_2| Int) (v_prenex_4 Int) (|v_main_~#b~0.base_BEFORE_CALL_2| Int) (v_prenex_5 Int) (|v_main_~#a~0.offset_BEFORE_CALL_2| Int) (v_prenex_3 Int) (|v_main_~#b~0.offset_BEFORE_CALL_2| Int) (v_prenex_8 Int) (v_main_~i~0_BEFORE_CALL_2 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_5) v_prenex_7) 10) (= (select (select |#memory_int| v_prenex_6) v_prenex_8) 20)) (and (= |__VERIFIER_assert_#in~cond| 0) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 v_main_~i~0_BEFORE_CALL_2) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2))))) (<= v_main_~i~0_BEFORE_CALL_2 0) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_5) v_prenex_7) 10) (not (= (select (select |#memory_int| v_prenex_3) v_prenex_4) 20))) (and (= |__VERIFIER_assert_#in~cond| 1) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 v_main_~i~0_BEFORE_CALL_2) (<= v_main_~i~0_BEFORE_CALL_2 0) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 1) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= v_main_~i~0_BEFORE_CALL_2 100000) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 0) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2))))) (<= v_main_~i~0_BEFORE_CALL_2 100000) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 __VERIFIER_assert_~cond) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:32:59,299 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:32:59,299 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:32:59,300 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 189#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:32:59,300 INFO L193 IcfgInterpreter]: Reachable states at location L9-3 satisfy 73#true [2019-10-07 00:32:59,300 INFO L193 IcfgInterpreter]: Reachable states at location L17 satisfy 151#(and (<= 0 main_~i~0) (<= main_~i~0 100000) (or (and (<= 2 main_~i~0) (< main_~i~0 100000) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|)))) (and (< main_~i~0 100000) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (<= main_~i~0 0) (= main_~i~0 0)))) [2019-10-07 00:32:59,300 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-07 00:32:59,301 INFO L193 IcfgInterpreter]: Reachable states at location L18 satisfy 156#(and (or (<= main_~i~0 100000) (and (<= 0 main_~i~0) (<= main_~i~0 0))) (or (and (< main_~i~0 100000) (<= 0 main_~i~0) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (<= main_~i~0 0) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (= main_~i~0 0)) (and (<= 2 main_~i~0) (< main_~i~0 100000) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|)))))) [2019-10-07 00:32:59,301 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertENTRY satisfy 165#(exists ((v_prenex_6 Int) (v_prenex_7 Int) (|v_main_~#a~0.base_BEFORE_CALL_2| Int) (v_prenex_4 Int) (|v_main_~#b~0.base_BEFORE_CALL_2| Int) (v_prenex_5 Int) (|v_main_~#a~0.offset_BEFORE_CALL_2| Int) (v_prenex_3 Int) (|v_main_~#b~0.offset_BEFORE_CALL_2| Int) (v_prenex_8 Int) (v_main_~i~0_BEFORE_CALL_2 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_5) v_prenex_7) 10) (= (select (select |#memory_int| v_prenex_6) v_prenex_8) 20)) (and (= |__VERIFIER_assert_#in~cond| 0) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 v_main_~i~0_BEFORE_CALL_2) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2))))) (<= v_main_~i~0_BEFORE_CALL_2 0) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_5) v_prenex_7) 10) (not (= (select (select |#memory_int| v_prenex_3) v_prenex_4) 20))) (and (= |__VERIFIER_assert_#in~cond| 1) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= 0 v_main_~i~0_BEFORE_CALL_2) (<= v_main_~i~0_BEFORE_CALL_2 0) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 1) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (<= v_main_~i~0_BEFORE_CALL_2 100000) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)) (and (= |__VERIFIER_assert_#in~cond| 0) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_2|) (+ |v_main_~#a~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2)))) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_2|) (+ |v_main_~#b~0.offset_BEFORE_CALL_2| (* 4 v_main_~i~0_BEFORE_CALL_2))))) (<= v_main_~i~0_BEFORE_CALL_2 100000) (< v_main_~i~0_BEFORE_CALL_2 100000) (<= 2 v_main_~i~0_BEFORE_CALL_2)))) [2019-10-07 00:32:59,789 INFO L211 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-07 00:32:59,790 INFO L224 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7, 12] total 24 [2019-10-07 00:32:59,791 INFO L442 AbstractCegarLoop]: Interpolant automaton has 24 states [2019-10-07 00:32:59,792 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 24 interpolants. [2019-10-07 00:32:59,793 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=115, Invalid=437, Unknown=0, NotChecked=0, Total=552 [2019-10-07 00:32:59,793 INFO L87 Difference]: Start difference. First operand 28 states and 31 transitions. Second operand 24 states. [2019-10-07 00:33:02,403 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-07 00:33:02,404 INFO L93 Difference]: Finished difference Result 95 states and 122 transitions. [2019-10-07 00:33:02,404 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 40 states. [2019-10-07 00:33:02,404 INFO L78 Accepts]: Start accepts. Automaton has 24 states. Word has length 19 [2019-10-07 00:33:02,405 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-07 00:33:02,406 INFO L225 Difference]: With dead ends: 95 [2019-10-07 00:33:02,406 INFO L226 Difference]: Without dead ends: 77 [2019-10-07 00:33:02,409 INFO L606 BasicCegarLoop]: 0 DeclaredPredicates, 109 GetRequests, 52 SyntacticMatches, 0 SemanticMatches, 57 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 912 ImplicationChecksByTransitivity, 2.5s TimeCoverageRelationStatistics Valid=769, Invalid=2653, Unknown=0, NotChecked=0, Total=3422 [2019-10-07 00:33:02,409 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 77 states. [2019-10-07 00:33:02,420 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 77 to 34. [2019-10-07 00:33:02,420 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 34 states. [2019-10-07 00:33:02,421 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 34 states to 34 states and 37 transitions. [2019-10-07 00:33:02,422 INFO L78 Accepts]: Start accepts. Automaton has 34 states and 37 transitions. Word has length 19 [2019-10-07 00:33:02,422 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-07 00:33:02,422 INFO L462 AbstractCegarLoop]: Abstraction has 34 states and 37 transitions. [2019-10-07 00:33:02,422 INFO L463 AbstractCegarLoop]: Interpolant automaton has 24 states. [2019-10-07 00:33:02,422 INFO L276 IsEmpty]: Start isEmpty. Operand 34 states and 37 transitions. [2019-10-07 00:33:02,423 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 26 [2019-10-07 00:33:02,423 INFO L377 BasicCegarLoop]: Found error trace [2019-10-07 00:33:02,423 INFO L385 BasicCegarLoop]: trace histogram [10, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-07 00:33:02,635 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 3 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:33:02,635 INFO L410 AbstractCegarLoop]: === Iteration 4 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-07 00:33:02,636 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-07 00:33:02,636 INFO L82 PathProgramCache]: Analyzing trace with hash 604488626, now seen corresponding path program 2 times [2019-10-07 00:33:02,636 INFO L150 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-07 00:33:02,636 INFO L231 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:33:02,636 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:33:02,637 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:33:02,637 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-07 00:33:02,696 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:33:02,817 INFO L134 CoverageAnalysis]: Checked inductivity of 57 backedges. 0 proven. 55 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:02,817 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:33:02,817 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [2019-10-07 00:33:02,817 INFO L93 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2 No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:33:03,000 INFO L249 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 6 check-sat command(s) [2019-10-07 00:33:03,000 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2019-10-07 00:33:03,001 INFO L256 TraceCheckSpWp]: Trace formula consists of 127 conjuncts, 12 conjunts are in the unsatisfiable core [2019-10-07 00:33:03,003 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-07 00:33:03,013 INFO L134 CoverageAnalysis]: Checked inductivity of 57 backedges. 0 proven. 55 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:03,013 INFO L322 TraceCheckSpWp]: Computing backward predicates... [2019-10-07 00:33:03,194 INFO L134 CoverageAnalysis]: Checked inductivity of 57 backedges. 0 proven. 55 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:03,195 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [2019-10-07 00:33:03,196 INFO L162 IcfgInterpreter]: Started Sifa with 14 locations of interest [2019-10-07 00:33:03,197 INFO L169 IcfgInterpreter]: Building call graph [2019-10-07 00:33:03,197 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-07 00:33:03,197 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-07 00:33:03,198 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-07 00:33:03,227 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-07 00:33:03,462 INFO L199 IcfgInterpreter]: Interpreting procedure __VERIFIER_assert with input of size 72 for LOIs [2019-10-07 00:33:03,478 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-07 00:33:03,483 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-07 00:33:03,483 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-07 00:33:03,487 INFO L193 IcfgInterpreter]: Reachable states at location L2 satisfy 170#(and (exists ((v_prenex_16 Int) (v_prenex_15 Int) (v_prenex_18 Int) (|v_main_~#a~0.base_BEFORE_CALL_3| Int) (v_prenex_17 Int) (v_prenex_12 Int) (v_prenex_11 Int) (|v_main_~#a~0.offset_BEFORE_CALL_3| Int) (|v_main_~#b~0.offset_BEFORE_CALL_3| Int) (v_prenex_14 Int) (v_prenex_13 Int) (v_prenex_10 Int) (v_main_~i~0_BEFORE_CALL_3 Int) (v_prenex_9 Int) (|v_main_~#b~0.base_BEFORE_CALL_3| Int) (v_prenex_19 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_11) (+ v_prenex_13 (* 4 v_main_~i~0_BEFORE_CALL_3))) 10) (< v_main_~i~0_BEFORE_CALL_3 100000) (<= v_main_~i~0_BEFORE_CALL_3 0) (<= 2 v_main_~i~0_BEFORE_CALL_3) (not (= (select (select |#memory_int| v_prenex_14) (+ v_prenex_12 (* 4 v_main_~i~0_BEFORE_CALL_3))) 20)) (<= 0 v_main_~i~0_BEFORE_CALL_3)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_3|) |v_main_~#a~0.offset_BEFORE_CALL_3|)) (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_3|) |v_main_~#b~0.offset_BEFORE_CALL_3|))) (and (<= 2 v_prenex_18) (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_15) (+ v_prenex_17 (* 4 v_prenex_18))) 10) (< v_prenex_18 100000) (not (= (select (select |#memory_int| v_prenex_19) (+ v_prenex_16 (* 4 v_prenex_18))) 20)) (<= v_prenex_18 100000)) (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_11) (+ v_prenex_13 (* 4 v_main_~i~0_BEFORE_CALL_3))) 10) (< v_main_~i~0_BEFORE_CALL_3 100000) (= (select (select |#memory_int| v_prenex_14) (+ v_prenex_12 (* 4 v_main_~i~0_BEFORE_CALL_3))) 20) (<= v_main_~i~0_BEFORE_CALL_3 0) (<= 2 v_main_~i~0_BEFORE_CALL_3) (<= 0 v_main_~i~0_BEFORE_CALL_3)) (and (<= 2 v_prenex_18) (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_15) (+ v_prenex_17 (* 4 v_prenex_18))) 10) (< v_prenex_18 100000) (<= v_prenex_18 100000) (= (select (select |#memory_int| v_prenex_19) (+ v_prenex_16 (* 4 v_prenex_18))) 20)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_3|) |v_main_~#a~0.offset_BEFORE_CALL_3|)) (not (= 20 (select (select |#memory_int| v_prenex_10) v_prenex_9))) (= |__VERIFIER_assert_#in~cond| 0)))) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:03,488 INFO L193 IcfgInterpreter]: Reachable states at location L2-1 satisfy 175#(and (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (exists ((v_prenex_16 Int) (v_prenex_15 Int) (v_prenex_18 Int) (|v_main_~#a~0.base_BEFORE_CALL_3| Int) (v_prenex_17 Int) (v_prenex_12 Int) (v_prenex_11 Int) (|v_main_~#a~0.offset_BEFORE_CALL_3| Int) (|v_main_~#b~0.offset_BEFORE_CALL_3| Int) (v_prenex_14 Int) (v_prenex_13 Int) (v_prenex_10 Int) (v_main_~i~0_BEFORE_CALL_3 Int) (v_prenex_9 Int) (|v_main_~#b~0.base_BEFORE_CALL_3| Int) (v_prenex_19 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_11) (+ v_prenex_13 (* 4 v_main_~i~0_BEFORE_CALL_3))) 10) (< v_main_~i~0_BEFORE_CALL_3 100000) (<= v_main_~i~0_BEFORE_CALL_3 0) (<= 2 v_main_~i~0_BEFORE_CALL_3) (not (= (select (select |#memory_int| v_prenex_14) (+ v_prenex_12 (* 4 v_main_~i~0_BEFORE_CALL_3))) 20)) (<= 0 v_main_~i~0_BEFORE_CALL_3)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_3|) |v_main_~#a~0.offset_BEFORE_CALL_3|)) (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_3|) |v_main_~#b~0.offset_BEFORE_CALL_3|))) (and (<= 2 v_prenex_18) (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_15) (+ v_prenex_17 (* 4 v_prenex_18))) 10) (< v_prenex_18 100000) (not (= (select (select |#memory_int| v_prenex_19) (+ v_prenex_16 (* 4 v_prenex_18))) 20)) (<= v_prenex_18 100000)) (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_11) (+ v_prenex_13 (* 4 v_main_~i~0_BEFORE_CALL_3))) 10) (< v_main_~i~0_BEFORE_CALL_3 100000) (= (select (select |#memory_int| v_prenex_14) (+ v_prenex_12 (* 4 v_main_~i~0_BEFORE_CALL_3))) 20) (<= v_main_~i~0_BEFORE_CALL_3 0) (<= 2 v_main_~i~0_BEFORE_CALL_3) (<= 0 v_main_~i~0_BEFORE_CALL_3)) (and (<= 2 v_prenex_18) (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_15) (+ v_prenex_17 (* 4 v_prenex_18))) 10) (< v_prenex_18 100000) (<= v_prenex_18 100000) (= (select (select |#memory_int| v_prenex_19) (+ v_prenex_16 (* 4 v_prenex_18))) 20)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_3|) |v_main_~#a~0.offset_BEFORE_CALL_3|)) (not (= 20 (select (select |#memory_int| v_prenex_10) v_prenex_9))) (= |__VERIFIER_assert_#in~cond| 0)))) (<= 0 __VERIFIER_assert_~cond) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:03,490 INFO L193 IcfgInterpreter]: Reachable states at location L15-3 satisfy 137#(or (<= 2 main_~i~0) (and (<= 0 main_~i~0) (<= main_~i~0 0) (= main_~i~0 0))) [2019-10-07 00:33:03,491 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 184#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-07 00:33:03,492 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 180#(and (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (exists ((v_prenex_16 Int) (v_prenex_15 Int) (v_prenex_18 Int) (|v_main_~#a~0.base_BEFORE_CALL_3| Int) (v_prenex_17 Int) (v_prenex_12 Int) (v_prenex_11 Int) (|v_main_~#a~0.offset_BEFORE_CALL_3| Int) (|v_main_~#b~0.offset_BEFORE_CALL_3| Int) (v_prenex_14 Int) (v_prenex_13 Int) (v_prenex_10 Int) (v_main_~i~0_BEFORE_CALL_3 Int) (v_prenex_9 Int) (|v_main_~#b~0.base_BEFORE_CALL_3| Int) (v_prenex_19 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_11) (+ v_prenex_13 (* 4 v_main_~i~0_BEFORE_CALL_3))) 10) (< v_main_~i~0_BEFORE_CALL_3 100000) (<= v_main_~i~0_BEFORE_CALL_3 0) (<= 2 v_main_~i~0_BEFORE_CALL_3) (not (= (select (select |#memory_int| v_prenex_14) (+ v_prenex_12 (* 4 v_main_~i~0_BEFORE_CALL_3))) 20)) (<= 0 v_main_~i~0_BEFORE_CALL_3)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_3|) |v_main_~#a~0.offset_BEFORE_CALL_3|)) (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_3|) |v_main_~#b~0.offset_BEFORE_CALL_3|))) (and (<= 2 v_prenex_18) (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_15) (+ v_prenex_17 (* 4 v_prenex_18))) 10) (< v_prenex_18 100000) (not (= (select (select |#memory_int| v_prenex_19) (+ v_prenex_16 (* 4 v_prenex_18))) 20)) (<= v_prenex_18 100000)) (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_11) (+ v_prenex_13 (* 4 v_main_~i~0_BEFORE_CALL_3))) 10) (< v_main_~i~0_BEFORE_CALL_3 100000) (= (select (select |#memory_int| v_prenex_14) (+ v_prenex_12 (* 4 v_main_~i~0_BEFORE_CALL_3))) 20) (<= v_main_~i~0_BEFORE_CALL_3 0) (<= 2 v_main_~i~0_BEFORE_CALL_3) (<= 0 v_main_~i~0_BEFORE_CALL_3)) (and (<= 2 v_prenex_18) (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_15) (+ v_prenex_17 (* 4 v_prenex_18))) 10) (< v_prenex_18 100000) (<= v_prenex_18 100000) (= (select (select |#memory_int| v_prenex_19) (+ v_prenex_16 (* 4 v_prenex_18))) 20)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_3|) |v_main_~#a~0.offset_BEFORE_CALL_3|)) (not (= 20 (select (select |#memory_int| v_prenex_10) v_prenex_9))) (= |__VERIFIER_assert_#in~cond| 0)))) (<= 0 __VERIFIER_assert_~cond) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:03,493 INFO L193 IcfgInterpreter]: Reachable states at location L15-2 satisfy 132#(<= 0 main_~i~0) [2019-10-07 00:33:03,493 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:33:03,493 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:33:03,493 INFO L193 IcfgInterpreter]: Reachable states at location L9-3 satisfy 73#true [2019-10-07 00:33:03,493 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 189#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:33:03,494 INFO L193 IcfgInterpreter]: Reachable states at location L17 satisfy 151#(and (<= 0 main_~i~0) (<= main_~i~0 100000) (or (and (<= 2 main_~i~0) (< main_~i~0 100000) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|)))) (and (< main_~i~0 100000) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (<= main_~i~0 0) (= main_~i~0 0)))) [2019-10-07 00:33:03,494 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-07 00:33:03,494 INFO L193 IcfgInterpreter]: Reachable states at location L18 satisfy 156#(and (or (<= main_~i~0 100000) (and (<= 0 main_~i~0) (<= main_~i~0 0))) (or (and (< main_~i~0 100000) (<= 0 main_~i~0) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (<= main_~i~0 0) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (= main_~i~0 0)) (and (<= 2 main_~i~0) (< main_~i~0 100000) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|)))))) [2019-10-07 00:33:03,494 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertENTRY satisfy 165#(exists ((v_prenex_16 Int) (v_prenex_15 Int) (v_prenex_18 Int) (|v_main_~#a~0.base_BEFORE_CALL_3| Int) (v_prenex_17 Int) (v_prenex_12 Int) (v_prenex_11 Int) (|v_main_~#a~0.offset_BEFORE_CALL_3| Int) (|v_main_~#b~0.offset_BEFORE_CALL_3| Int) (v_prenex_14 Int) (v_prenex_13 Int) (v_prenex_10 Int) (v_main_~i~0_BEFORE_CALL_3 Int) (v_prenex_9 Int) (|v_main_~#b~0.base_BEFORE_CALL_3| Int) (v_prenex_19 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_11) (+ v_prenex_13 (* 4 v_main_~i~0_BEFORE_CALL_3))) 10) (< v_main_~i~0_BEFORE_CALL_3 100000) (<= v_main_~i~0_BEFORE_CALL_3 0) (<= 2 v_main_~i~0_BEFORE_CALL_3) (not (= (select (select |#memory_int| v_prenex_14) (+ v_prenex_12 (* 4 v_main_~i~0_BEFORE_CALL_3))) 20)) (<= 0 v_main_~i~0_BEFORE_CALL_3)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_3|) |v_main_~#a~0.offset_BEFORE_CALL_3|)) (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_3|) |v_main_~#b~0.offset_BEFORE_CALL_3|))) (and (<= 2 v_prenex_18) (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_15) (+ v_prenex_17 (* 4 v_prenex_18))) 10) (< v_prenex_18 100000) (not (= (select (select |#memory_int| v_prenex_19) (+ v_prenex_16 (* 4 v_prenex_18))) 20)) (<= v_prenex_18 100000)) (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_11) (+ v_prenex_13 (* 4 v_main_~i~0_BEFORE_CALL_3))) 10) (< v_main_~i~0_BEFORE_CALL_3 100000) (= (select (select |#memory_int| v_prenex_14) (+ v_prenex_12 (* 4 v_main_~i~0_BEFORE_CALL_3))) 20) (<= v_main_~i~0_BEFORE_CALL_3 0) (<= 2 v_main_~i~0_BEFORE_CALL_3) (<= 0 v_main_~i~0_BEFORE_CALL_3)) (and (<= 2 v_prenex_18) (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_15) (+ v_prenex_17 (* 4 v_prenex_18))) 10) (< v_prenex_18 100000) (<= v_prenex_18 100000) (= (select (select |#memory_int| v_prenex_19) (+ v_prenex_16 (* 4 v_prenex_18))) 20)) (and (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_3|) |v_main_~#a~0.offset_BEFORE_CALL_3|)) (not (= 20 (select (select |#memory_int| v_prenex_10) v_prenex_9))) (= |__VERIFIER_assert_#in~cond| 0)))) [2019-10-07 00:33:03,958 INFO L211 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-07 00:33:03,958 INFO L224 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13, 13, 12] total 36 [2019-10-07 00:33:03,959 INFO L442 AbstractCegarLoop]: Interpolant automaton has 36 states [2019-10-07 00:33:03,960 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 36 interpolants. [2019-10-07 00:33:03,961 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=337, Invalid=923, Unknown=0, NotChecked=0, Total=1260 [2019-10-07 00:33:03,961 INFO L87 Difference]: Start difference. First operand 34 states and 37 transitions. Second operand 36 states. [2019-10-07 00:33:12,664 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-07 00:33:12,664 INFO L93 Difference]: Finished difference Result 167 states and 224 transitions. [2019-10-07 00:33:12,666 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 76 states. [2019-10-07 00:33:12,667 INFO L78 Accepts]: Start accepts. Automaton has 36 states. Word has length 25 [2019-10-07 00:33:12,667 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-07 00:33:12,669 INFO L225 Difference]: With dead ends: 167 [2019-10-07 00:33:12,669 INFO L226 Difference]: Without dead ends: 149 [2019-10-07 00:33:12,673 INFO L606 BasicCegarLoop]: 0 DeclaredPredicates, 181 GetRequests, 76 SyntacticMatches, 0 SemanticMatches, 105 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 3255 ImplicationChecksByTransitivity, 7.6s TimeCoverageRelationStatistics Valid=2778, Invalid=8563, Unknown=1, NotChecked=0, Total=11342 [2019-10-07 00:33:12,673 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 149 states. [2019-10-07 00:33:12,692 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 149 to 46. [2019-10-07 00:33:12,692 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 46 states. [2019-10-07 00:33:12,693 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 46 states to 46 states and 49 transitions. [2019-10-07 00:33:12,693 INFO L78 Accepts]: Start accepts. Automaton has 46 states and 49 transitions. Word has length 25 [2019-10-07 00:33:12,693 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-07 00:33:12,693 INFO L462 AbstractCegarLoop]: Abstraction has 46 states and 49 transitions. [2019-10-07 00:33:12,694 INFO L463 AbstractCegarLoop]: Interpolant automaton has 36 states. [2019-10-07 00:33:12,694 INFO L276 IsEmpty]: Start isEmpty. Operand 46 states and 49 transitions. [2019-10-07 00:33:12,694 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 38 [2019-10-07 00:33:12,695 INFO L377 BasicCegarLoop]: Found error trace [2019-10-07 00:33:12,695 INFO L385 BasicCegarLoop]: trace histogram [22, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-07 00:33:12,895 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 4 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:33:12,896 INFO L410 AbstractCegarLoop]: === Iteration 5 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-07 00:33:12,897 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-07 00:33:12,897 INFO L82 PathProgramCache]: Analyzing trace with hash 1513969202, now seen corresponding path program 3 times [2019-10-07 00:33:12,898 INFO L150 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-07 00:33:12,898 INFO L231 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:33:12,898 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:33:12,898 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:33:12,899 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-07 00:33:12,978 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:33:13,312 INFO L134 CoverageAnalysis]: Checked inductivity of 255 backedges. 0 proven. 253 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:13,313 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:33:13,313 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [2019-10-07 00:33:13,313 INFO L93 rtionOrderModulation]: Changing assertion order to TERMS_WITH_SMALL_CONSTANTS_FIRST No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 5 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 5 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:33:13,395 INFO L249 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2019-10-07 00:33:13,395 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2019-10-07 00:33:13,396 INFO L256 TraceCheckSpWp]: Trace formula consists of 199 conjuncts, 24 conjunts are in the unsatisfiable core [2019-10-07 00:33:13,398 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-07 00:33:13,412 INFO L134 CoverageAnalysis]: Checked inductivity of 255 backedges. 0 proven. 253 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:13,412 INFO L322 TraceCheckSpWp]: Computing backward predicates... [2019-10-07 00:33:14,299 INFO L134 CoverageAnalysis]: Checked inductivity of 255 backedges. 0 proven. 253 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:14,299 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [2019-10-07 00:33:14,301 INFO L162 IcfgInterpreter]: Started Sifa with 14 locations of interest [2019-10-07 00:33:14,301 INFO L169 IcfgInterpreter]: Building call graph [2019-10-07 00:33:14,301 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-07 00:33:14,301 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-07 00:33:14,302 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-07 00:33:14,330 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-07 00:33:14,513 INFO L199 IcfgInterpreter]: Interpreting procedure __VERIFIER_assert with input of size 72 for LOIs [2019-10-07 00:33:14,520 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-07 00:33:14,529 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-07 00:33:14,529 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-07 00:33:14,530 INFO L193 IcfgInterpreter]: Reachable states at location L2 satisfy 170#(and (exists ((v_prenex_27 Int) (|v_main_~#a~0.base_BEFORE_CALL_4| Int) (v_prenex_26 Int) (v_prenex_29 Int) (|v_main_~#a~0.offset_BEFORE_CALL_4| Int) (v_prenex_28 Int) (v_prenex_23 Int) (|v_main_~#b~0.offset_BEFORE_CALL_4| Int) (v_prenex_22 Int) (v_prenex_25 Int) (v_prenex_24 Int) (v_prenex_30 Int) (v_prenex_21 Int) (v_prenex_20 Int) (v_main_~i~0_BEFORE_CALL_4 Int) (|v_main_~#b~0.base_BEFORE_CALL_4| Int)) (or (and (= |__VERIFIER_assert_#in~cond| 0) (<= v_prenex_29 100000) (<= 2 v_prenex_29) (= (select (select |#memory_int| v_prenex_26) (+ v_prenex_27 (* 4 v_prenex_29))) 10) (not (= (select (select |#memory_int| v_prenex_30) (+ v_prenex_28 (* 4 v_prenex_29))) 20)) (< v_prenex_29 100000)) (and (= |__VERIFIER_assert_#in~cond| 1) (<= v_prenex_29 100000) (= (select (select |#memory_int| v_prenex_30) (+ v_prenex_28 (* 4 v_prenex_29))) 20) (<= 2 v_prenex_29) (= (select (select |#memory_int| v_prenex_26) (+ v_prenex_27 (* 4 v_prenex_29))) 10) (< v_prenex_29 100000)) (and (= 10 (select (select |#memory_int| v_prenex_22) v_prenex_23)) (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| v_prenex_25) v_prenex_24))) (and (= 10 (select (select |#memory_int| v_prenex_22) v_prenex_23)) (= |__VERIFIER_assert_#in~cond| 0) (not (= 20 (select (select |#memory_int| v_prenex_21) v_prenex_20)))) (and (= |__VERIFIER_assert_#in~cond| 0) (not (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_4|) (+ |v_main_~#b~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 20)) (<= 0 v_main_~i~0_BEFORE_CALL_4) (<= v_main_~i~0_BEFORE_CALL_4 0) (<= 2 v_main_~i~0_BEFORE_CALL_4) (< v_main_~i~0_BEFORE_CALL_4 100000) (= (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_4|) (+ |v_main_~#a~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 10)) (and (= |__VERIFIER_assert_#in~cond| 1) (<= 0 v_main_~i~0_BEFORE_CALL_4) (<= v_main_~i~0_BEFORE_CALL_4 0) (<= 2 v_main_~i~0_BEFORE_CALL_4) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_4|) (+ |v_main_~#b~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 20) (< v_main_~i~0_BEFORE_CALL_4 100000) (= (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_4|) (+ |v_main_~#a~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 10)))) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:14,530 INFO L193 IcfgInterpreter]: Reachable states at location L2-1 satisfy 175#(and (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (exists ((v_prenex_27 Int) (|v_main_~#a~0.base_BEFORE_CALL_4| Int) (v_prenex_26 Int) (v_prenex_29 Int) (|v_main_~#a~0.offset_BEFORE_CALL_4| Int) (v_prenex_28 Int) (v_prenex_23 Int) (|v_main_~#b~0.offset_BEFORE_CALL_4| Int) (v_prenex_22 Int) (v_prenex_25 Int) (v_prenex_24 Int) (v_prenex_30 Int) (v_prenex_21 Int) (v_prenex_20 Int) (v_main_~i~0_BEFORE_CALL_4 Int) (|v_main_~#b~0.base_BEFORE_CALL_4| Int)) (or (and (= |__VERIFIER_assert_#in~cond| 0) (<= v_prenex_29 100000) (<= 2 v_prenex_29) (= (select (select |#memory_int| v_prenex_26) (+ v_prenex_27 (* 4 v_prenex_29))) 10) (not (= (select (select |#memory_int| v_prenex_30) (+ v_prenex_28 (* 4 v_prenex_29))) 20)) (< v_prenex_29 100000)) (and (= |__VERIFIER_assert_#in~cond| 1) (<= v_prenex_29 100000) (= (select (select |#memory_int| v_prenex_30) (+ v_prenex_28 (* 4 v_prenex_29))) 20) (<= 2 v_prenex_29) (= (select (select |#memory_int| v_prenex_26) (+ v_prenex_27 (* 4 v_prenex_29))) 10) (< v_prenex_29 100000)) (and (= 10 (select (select |#memory_int| v_prenex_22) v_prenex_23)) (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| v_prenex_25) v_prenex_24))) (and (= 10 (select (select |#memory_int| v_prenex_22) v_prenex_23)) (= |__VERIFIER_assert_#in~cond| 0) (not (= 20 (select (select |#memory_int| v_prenex_21) v_prenex_20)))) (and (= |__VERIFIER_assert_#in~cond| 0) (not (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_4|) (+ |v_main_~#b~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 20)) (<= 0 v_main_~i~0_BEFORE_CALL_4) (<= v_main_~i~0_BEFORE_CALL_4 0) (<= 2 v_main_~i~0_BEFORE_CALL_4) (< v_main_~i~0_BEFORE_CALL_4 100000) (= (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_4|) (+ |v_main_~#a~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 10)) (and (= |__VERIFIER_assert_#in~cond| 1) (<= 0 v_main_~i~0_BEFORE_CALL_4) (<= v_main_~i~0_BEFORE_CALL_4 0) (<= 2 v_main_~i~0_BEFORE_CALL_4) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_4|) (+ |v_main_~#b~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 20) (< v_main_~i~0_BEFORE_CALL_4 100000) (= (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_4|) (+ |v_main_~#a~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 10)))) (<= 0 __VERIFIER_assert_~cond) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:14,530 INFO L193 IcfgInterpreter]: Reachable states at location L15-3 satisfy 137#(or (<= 2 main_~i~0) (and (<= 0 main_~i~0) (<= main_~i~0 0) (= main_~i~0 0))) [2019-10-07 00:33:14,530 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 184#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-07 00:33:14,531 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 180#(and (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (exists ((v_prenex_27 Int) (|v_main_~#a~0.base_BEFORE_CALL_4| Int) (v_prenex_26 Int) (v_prenex_29 Int) (|v_main_~#a~0.offset_BEFORE_CALL_4| Int) (v_prenex_28 Int) (v_prenex_23 Int) (|v_main_~#b~0.offset_BEFORE_CALL_4| Int) (v_prenex_22 Int) (v_prenex_25 Int) (v_prenex_24 Int) (v_prenex_30 Int) (v_prenex_21 Int) (v_prenex_20 Int) (v_main_~i~0_BEFORE_CALL_4 Int) (|v_main_~#b~0.base_BEFORE_CALL_4| Int)) (or (and (= |__VERIFIER_assert_#in~cond| 0) (<= v_prenex_29 100000) (<= 2 v_prenex_29) (= (select (select |#memory_int| v_prenex_26) (+ v_prenex_27 (* 4 v_prenex_29))) 10) (not (= (select (select |#memory_int| v_prenex_30) (+ v_prenex_28 (* 4 v_prenex_29))) 20)) (< v_prenex_29 100000)) (and (= |__VERIFIER_assert_#in~cond| 1) (<= v_prenex_29 100000) (= (select (select |#memory_int| v_prenex_30) (+ v_prenex_28 (* 4 v_prenex_29))) 20) (<= 2 v_prenex_29) (= (select (select |#memory_int| v_prenex_26) (+ v_prenex_27 (* 4 v_prenex_29))) 10) (< v_prenex_29 100000)) (and (= 10 (select (select |#memory_int| v_prenex_22) v_prenex_23)) (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| v_prenex_25) v_prenex_24))) (and (= 10 (select (select |#memory_int| v_prenex_22) v_prenex_23)) (= |__VERIFIER_assert_#in~cond| 0) (not (= 20 (select (select |#memory_int| v_prenex_21) v_prenex_20)))) (and (= |__VERIFIER_assert_#in~cond| 0) (not (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_4|) (+ |v_main_~#b~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 20)) (<= 0 v_main_~i~0_BEFORE_CALL_4) (<= v_main_~i~0_BEFORE_CALL_4 0) (<= 2 v_main_~i~0_BEFORE_CALL_4) (< v_main_~i~0_BEFORE_CALL_4 100000) (= (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_4|) (+ |v_main_~#a~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 10)) (and (= |__VERIFIER_assert_#in~cond| 1) (<= 0 v_main_~i~0_BEFORE_CALL_4) (<= v_main_~i~0_BEFORE_CALL_4 0) (<= 2 v_main_~i~0_BEFORE_CALL_4) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_4|) (+ |v_main_~#b~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 20) (< v_main_~i~0_BEFORE_CALL_4 100000) (= (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_4|) (+ |v_main_~#a~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 10)))) (<= 0 __VERIFIER_assert_~cond) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:14,531 INFO L193 IcfgInterpreter]: Reachable states at location L15-2 satisfy 132#(<= 0 main_~i~0) [2019-10-07 00:33:14,531 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:33:14,531 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:33:14,532 INFO L193 IcfgInterpreter]: Reachable states at location L9-3 satisfy 73#true [2019-10-07 00:33:14,532 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 189#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:33:14,532 INFO L193 IcfgInterpreter]: Reachable states at location L17 satisfy 151#(and (<= 0 main_~i~0) (<= main_~i~0 100000) (or (and (<= 2 main_~i~0) (< main_~i~0 100000) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|)))) (and (< main_~i~0 100000) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (<= main_~i~0 0) (= main_~i~0 0)))) [2019-10-07 00:33:14,532 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-07 00:33:14,532 INFO L193 IcfgInterpreter]: Reachable states at location L18 satisfy 156#(and (or (<= main_~i~0 100000) (and (<= 0 main_~i~0) (<= main_~i~0 0))) (or (and (< main_~i~0 100000) (<= 0 main_~i~0) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (<= main_~i~0 0) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (= main_~i~0 0)) (and (<= 2 main_~i~0) (< main_~i~0 100000) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|)))))) [2019-10-07 00:33:14,533 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertENTRY satisfy 165#(exists ((v_prenex_27 Int) (|v_main_~#a~0.base_BEFORE_CALL_4| Int) (v_prenex_26 Int) (v_prenex_29 Int) (|v_main_~#a~0.offset_BEFORE_CALL_4| Int) (v_prenex_28 Int) (v_prenex_23 Int) (|v_main_~#b~0.offset_BEFORE_CALL_4| Int) (v_prenex_22 Int) (v_prenex_25 Int) (v_prenex_24 Int) (v_prenex_30 Int) (v_prenex_21 Int) (v_prenex_20 Int) (v_main_~i~0_BEFORE_CALL_4 Int) (|v_main_~#b~0.base_BEFORE_CALL_4| Int)) (or (and (= |__VERIFIER_assert_#in~cond| 0) (<= v_prenex_29 100000) (<= 2 v_prenex_29) (= (select (select |#memory_int| v_prenex_26) (+ v_prenex_27 (* 4 v_prenex_29))) 10) (not (= (select (select |#memory_int| v_prenex_30) (+ v_prenex_28 (* 4 v_prenex_29))) 20)) (< v_prenex_29 100000)) (and (= |__VERIFIER_assert_#in~cond| 1) (<= v_prenex_29 100000) (= (select (select |#memory_int| v_prenex_30) (+ v_prenex_28 (* 4 v_prenex_29))) 20) (<= 2 v_prenex_29) (= (select (select |#memory_int| v_prenex_26) (+ v_prenex_27 (* 4 v_prenex_29))) 10) (< v_prenex_29 100000)) (and (= 10 (select (select |#memory_int| v_prenex_22) v_prenex_23)) (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| v_prenex_25) v_prenex_24))) (and (= 10 (select (select |#memory_int| v_prenex_22) v_prenex_23)) (= |__VERIFIER_assert_#in~cond| 0) (not (= 20 (select (select |#memory_int| v_prenex_21) v_prenex_20)))) (and (= |__VERIFIER_assert_#in~cond| 0) (not (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_4|) (+ |v_main_~#b~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 20)) (<= 0 v_main_~i~0_BEFORE_CALL_4) (<= v_main_~i~0_BEFORE_CALL_4 0) (<= 2 v_main_~i~0_BEFORE_CALL_4) (< v_main_~i~0_BEFORE_CALL_4 100000) (= (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_4|) (+ |v_main_~#a~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 10)) (and (= |__VERIFIER_assert_#in~cond| 1) (<= 0 v_main_~i~0_BEFORE_CALL_4) (<= v_main_~i~0_BEFORE_CALL_4 0) (<= 2 v_main_~i~0_BEFORE_CALL_4) (= (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_4|) (+ |v_main_~#b~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 20) (< v_main_~i~0_BEFORE_CALL_4 100000) (= (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_4|) (+ |v_main_~#a~0.offset_BEFORE_CALL_4| (* 4 v_main_~i~0_BEFORE_CALL_4))) 10)))) [2019-10-07 00:33:15,137 INFO L211 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-07 00:33:15,137 INFO L224 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [25, 25, 25, 12] total 60 [2019-10-07 00:33:15,139 INFO L442 AbstractCegarLoop]: Interpolant automaton has 60 states [2019-10-07 00:33:15,139 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 60 interpolants. [2019-10-07 00:33:15,140 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=1213, Invalid=2327, Unknown=0, NotChecked=0, Total=3540 [2019-10-07 00:33:15,141 INFO L87 Difference]: Start difference. First operand 46 states and 49 transitions. Second operand 60 states. [2019-10-07 00:33:32,200 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-07 00:33:32,200 INFO L93 Difference]: Finished difference Result 311 states and 428 transitions. [2019-10-07 00:33:32,201 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 148 states. [2019-10-07 00:33:32,201 INFO L78 Accepts]: Start accepts. Automaton has 60 states. Word has length 37 [2019-10-07 00:33:32,201 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-07 00:33:32,204 INFO L225 Difference]: With dead ends: 311 [2019-10-07 00:33:32,205 INFO L226 Difference]: Without dead ends: 293 [2019-10-07 00:33:32,216 INFO L606 BasicCegarLoop]: 0 DeclaredPredicates, 325 GetRequests, 124 SyntacticMatches, 0 SemanticMatches, 201 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 12153 ImplicationChecksByTransitivity, 14.6s TimeCoverageRelationStatistics Valid=10687, Invalid=30319, Unknown=0, NotChecked=0, Total=41006 [2019-10-07 00:33:32,217 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 293 states. [2019-10-07 00:33:32,263 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 293 to 70. [2019-10-07 00:33:32,263 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 70 states. [2019-10-07 00:33:32,264 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 70 states to 70 states and 73 transitions. [2019-10-07 00:33:32,265 INFO L78 Accepts]: Start accepts. Automaton has 70 states and 73 transitions. Word has length 37 [2019-10-07 00:33:32,265 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-07 00:33:32,265 INFO L462 AbstractCegarLoop]: Abstraction has 70 states and 73 transitions. [2019-10-07 00:33:32,267 INFO L463 AbstractCegarLoop]: Interpolant automaton has 60 states. [2019-10-07 00:33:32,267 INFO L276 IsEmpty]: Start isEmpty. Operand 70 states and 73 transitions. [2019-10-07 00:33:32,271 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 62 [2019-10-07 00:33:32,271 INFO L377 BasicCegarLoop]: Found error trace [2019-10-07 00:33:32,271 INFO L385 BasicCegarLoop]: trace histogram [46, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-07 00:33:32,477 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 5 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:33:32,478 INFO L410 AbstractCegarLoop]: === Iteration 6 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-07 00:33:32,478 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-07 00:33:32,479 INFO L82 PathProgramCache]: Analyzing trace with hash -1351533774, now seen corresponding path program 4 times [2019-10-07 00:33:32,479 INFO L150 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-07 00:33:32,479 INFO L231 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:33:32,480 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:33:32,480 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:33:32,480 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-07 00:33:32,576 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:33:33,775 INFO L134 CoverageAnalysis]: Checked inductivity of 1083 backedges. 0 proven. 1081 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:33,775 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:33:33,775 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [2019-10-07 00:33:33,775 INFO L93 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:33:33,902 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:33:33,905 INFO L256 TraceCheckSpWp]: Trace formula consists of 343 conjuncts, 48 conjunts are in the unsatisfiable core [2019-10-07 00:33:33,909 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-07 00:33:33,928 INFO L134 CoverageAnalysis]: Checked inductivity of 1083 backedges. 0 proven. 1081 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:33,928 INFO L322 TraceCheckSpWp]: Computing backward predicates... [2019-10-07 00:33:36,367 INFO L134 CoverageAnalysis]: Checked inductivity of 1083 backedges. 0 proven. 1081 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:33:36,367 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [2019-10-07 00:33:36,369 INFO L162 IcfgInterpreter]: Started Sifa with 14 locations of interest [2019-10-07 00:33:36,369 INFO L169 IcfgInterpreter]: Building call graph [2019-10-07 00:33:36,369 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-07 00:33:36,369 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-07 00:33:36,370 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-07 00:33:36,395 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-07 00:33:36,569 INFO L199 IcfgInterpreter]: Interpreting procedure __VERIFIER_assert with input of size 106 for LOIs [2019-10-07 00:33:36,576 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-07 00:33:36,579 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-07 00:33:36,579 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-07 00:33:36,580 INFO L193 IcfgInterpreter]: Reachable states at location L2 satisfy 170#(and (exists ((v_prenex_49 Int) (v_prenex_48 Int) (|v_main_~#b~0.offset_BEFORE_CALL_5| Int) (v_prenex_45 Int) (v_prenex_44 Int) (v_prenex_47 Int) (v_prenex_46 Int) (v_prenex_41 Int) (v_prenex_40 Int) (v_prenex_43 Int) (v_prenex_42 Int) (|v_main_~#b~0.base_BEFORE_CALL_5| Int) (v_prenex_38 Int) (v_prenex_37 Int) (|v_main_~#a~0.base_BEFORE_CALL_5| Int) (v_prenex_39 Int) (|v_main_~#a~0.offset_BEFORE_CALL_5| Int) (v_prenex_34 Int) (v_prenex_33 Int) (v_prenex_36 Int) (v_prenex_35 Int) (v_prenex_32 Int) (v_prenex_31 Int) (v_main_~i~0_BEFORE_CALL_5 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| v_prenex_44) (+ v_prenex_41 (* 4 v_prenex_43)))) (= 10 (select (select |#memory_int| v_prenex_40) (+ v_prenex_42 (* 4 v_prenex_43)))) (<= 2 v_prenex_43) (<= v_prenex_43 100000) (< v_prenex_43 100000)) (and (<= 2 v_prenex_48) (= |__VERIFIER_assert_#in~cond| 0) (<= 0 v_prenex_48) (< v_prenex_48 100000) (= 10 (select (select |#memory_int| v_prenex_45) (+ v_prenex_47 (* 4 v_prenex_48)))) (<= v_prenex_48 0) (not (= 20 (select (select |#memory_int| v_prenex_49) (+ v_prenex_46 (* 4 v_prenex_48)))))) (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_39) v_prenex_36) 20) (= 10 (select (select |#memory_int| v_prenex_35) v_prenex_37))) (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_31) v_prenex_33) 10) (not (= 20 (select (select |#memory_int| v_prenex_34) v_prenex_32)))) (and (<= v_prenex_38 0) (= 20 (select (select |#memory_int| v_prenex_39) (+ v_prenex_36 (* 4 v_prenex_38)))) (= |__VERIFIER_assert_#in~cond| 1) (<= 2 v_prenex_38) (= 10 (select (select |#memory_int| v_prenex_35) (+ v_prenex_37 (* 4 v_prenex_38)))) (< v_prenex_38 100000) (<= 0 v_prenex_38)) (and (= |__VERIFIER_assert_#in~cond| 0) (< v_main_~i~0_BEFORE_CALL_5 100000) (<= 2 v_main_~i~0_BEFORE_CALL_5) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_5|) (+ |v_main_~#a~0.offset_BEFORE_CALL_5| (* 4 v_main_~i~0_BEFORE_CALL_5)))) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_5|) (+ |v_main_~#b~0.offset_BEFORE_CALL_5| (* 4 v_main_~i~0_BEFORE_CALL_5))))) (<= v_main_~i~0_BEFORE_CALL_5 100000)))) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:36,580 INFO L193 IcfgInterpreter]: Reachable states at location L2-1 satisfy 175#(and (exists ((v_prenex_49 Int) (v_prenex_48 Int) (|v_main_~#b~0.offset_BEFORE_CALL_5| Int) (v_prenex_45 Int) (v_prenex_44 Int) (v_prenex_47 Int) (v_prenex_46 Int) (v_prenex_41 Int) (v_prenex_40 Int) (v_prenex_43 Int) (v_prenex_42 Int) (|v_main_~#b~0.base_BEFORE_CALL_5| Int) (v_prenex_38 Int) (v_prenex_37 Int) (|v_main_~#a~0.base_BEFORE_CALL_5| Int) (v_prenex_39 Int) (|v_main_~#a~0.offset_BEFORE_CALL_5| Int) (v_prenex_34 Int) (v_prenex_33 Int) (v_prenex_36 Int) (v_prenex_35 Int) (v_prenex_32 Int) (v_prenex_31 Int) (v_main_~i~0_BEFORE_CALL_5 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| v_prenex_44) (+ v_prenex_41 (* 4 v_prenex_43)))) (= 10 (select (select |#memory_int| v_prenex_40) (+ v_prenex_42 (* 4 v_prenex_43)))) (<= 2 v_prenex_43) (<= v_prenex_43 100000) (< v_prenex_43 100000)) (and (<= 2 v_prenex_48) (= |__VERIFIER_assert_#in~cond| 0) (<= 0 v_prenex_48) (< v_prenex_48 100000) (= 10 (select (select |#memory_int| v_prenex_45) (+ v_prenex_47 (* 4 v_prenex_48)))) (<= v_prenex_48 0) (not (= 20 (select (select |#memory_int| v_prenex_49) (+ v_prenex_46 (* 4 v_prenex_48)))))) (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_39) v_prenex_36) 20) (= 10 (select (select |#memory_int| v_prenex_35) v_prenex_37))) (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_31) v_prenex_33) 10) (not (= 20 (select (select |#memory_int| v_prenex_34) v_prenex_32)))) (and (<= v_prenex_38 0) (= 20 (select (select |#memory_int| v_prenex_39) (+ v_prenex_36 (* 4 v_prenex_38)))) (= |__VERIFIER_assert_#in~cond| 1) (<= 2 v_prenex_38) (= 10 (select (select |#memory_int| v_prenex_35) (+ v_prenex_37 (* 4 v_prenex_38)))) (< v_prenex_38 100000) (<= 0 v_prenex_38)) (and (= |__VERIFIER_assert_#in~cond| 0) (< v_main_~i~0_BEFORE_CALL_5 100000) (<= 2 v_main_~i~0_BEFORE_CALL_5) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_5|) (+ |v_main_~#a~0.offset_BEFORE_CALL_5| (* 4 v_main_~i~0_BEFORE_CALL_5)))) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_5|) (+ |v_main_~#b~0.offset_BEFORE_CALL_5| (* 4 v_main_~i~0_BEFORE_CALL_5))))) (<= v_main_~i~0_BEFORE_CALL_5 100000)))) (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (<= 0 __VERIFIER_assert_~cond) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:36,580 INFO L193 IcfgInterpreter]: Reachable states at location L15-3 satisfy 137#(or (<= 2 main_~i~0) (and (<= 0 main_~i~0) (<= main_~i~0 0) (= main_~i~0 0))) [2019-10-07 00:33:36,581 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 184#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-07 00:33:36,581 INFO L193 IcfgInterpreter]: Reachable states at location L15-2 satisfy 132#(<= 0 main_~i~0) [2019-10-07 00:33:36,581 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 180#(and (exists ((v_prenex_49 Int) (v_prenex_48 Int) (|v_main_~#b~0.offset_BEFORE_CALL_5| Int) (v_prenex_45 Int) (v_prenex_44 Int) (v_prenex_47 Int) (v_prenex_46 Int) (v_prenex_41 Int) (v_prenex_40 Int) (v_prenex_43 Int) (v_prenex_42 Int) (|v_main_~#b~0.base_BEFORE_CALL_5| Int) (v_prenex_38 Int) (v_prenex_37 Int) (|v_main_~#a~0.base_BEFORE_CALL_5| Int) (v_prenex_39 Int) (|v_main_~#a~0.offset_BEFORE_CALL_5| Int) (v_prenex_34 Int) (v_prenex_33 Int) (v_prenex_36 Int) (v_prenex_35 Int) (v_prenex_32 Int) (v_prenex_31 Int) (v_main_~i~0_BEFORE_CALL_5 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| v_prenex_44) (+ v_prenex_41 (* 4 v_prenex_43)))) (= 10 (select (select |#memory_int| v_prenex_40) (+ v_prenex_42 (* 4 v_prenex_43)))) (<= 2 v_prenex_43) (<= v_prenex_43 100000) (< v_prenex_43 100000)) (and (<= 2 v_prenex_48) (= |__VERIFIER_assert_#in~cond| 0) (<= 0 v_prenex_48) (< v_prenex_48 100000) (= 10 (select (select |#memory_int| v_prenex_45) (+ v_prenex_47 (* 4 v_prenex_48)))) (<= v_prenex_48 0) (not (= 20 (select (select |#memory_int| v_prenex_49) (+ v_prenex_46 (* 4 v_prenex_48)))))) (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_39) v_prenex_36) 20) (= 10 (select (select |#memory_int| v_prenex_35) v_prenex_37))) (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_31) v_prenex_33) 10) (not (= 20 (select (select |#memory_int| v_prenex_34) v_prenex_32)))) (and (<= v_prenex_38 0) (= 20 (select (select |#memory_int| v_prenex_39) (+ v_prenex_36 (* 4 v_prenex_38)))) (= |__VERIFIER_assert_#in~cond| 1) (<= 2 v_prenex_38) (= 10 (select (select |#memory_int| v_prenex_35) (+ v_prenex_37 (* 4 v_prenex_38)))) (< v_prenex_38 100000) (<= 0 v_prenex_38)) (and (= |__VERIFIER_assert_#in~cond| 0) (< v_main_~i~0_BEFORE_CALL_5 100000) (<= 2 v_main_~i~0_BEFORE_CALL_5) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_5|) (+ |v_main_~#a~0.offset_BEFORE_CALL_5| (* 4 v_main_~i~0_BEFORE_CALL_5)))) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_5|) (+ |v_main_~#b~0.offset_BEFORE_CALL_5| (* 4 v_main_~i~0_BEFORE_CALL_5))))) (<= v_main_~i~0_BEFORE_CALL_5 100000)))) (<= __VERIFIER_assert_~cond 0) (<= 0 |__VERIFIER_assert_#in~cond|) (<= |__VERIFIER_assert_#in~cond| 0) (<= 0 __VERIFIER_assert_~cond) (= 0 __VERIFIER_assert_~cond) (= |__VERIFIER_assert_#in~cond| __VERIFIER_assert_~cond)) [2019-10-07 00:33:36,581 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:33:36,581 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0) (= 0 (select |old(#valid)| 0))) [2019-10-07 00:33:36,582 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 189#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-07 00:33:36,582 INFO L193 IcfgInterpreter]: Reachable states at location L9-3 satisfy 73#true [2019-10-07 00:33:36,582 INFO L193 IcfgInterpreter]: Reachable states at location L17 satisfy 151#(and (<= 0 main_~i~0) (<= main_~i~0 100000) (or (and (<= 2 main_~i~0) (< main_~i~0 100000) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|)))) (and (< main_~i~0 100000) (= |main_#t~mem2| (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (<= main_~i~0 0) (= main_~i~0 0)))) [2019-10-07 00:33:36,582 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-07 00:33:36,582 INFO L193 IcfgInterpreter]: Reachable states at location L18 satisfy 156#(and (or (<= main_~i~0 100000) (and (<= 0 main_~i~0) (<= main_~i~0 0))) (or (and (< main_~i~0 100000) (<= 0 main_~i~0) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (<= main_~i~0 0) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|))) (= main_~i~0 0)) (and (<= 2 main_~i~0) (< main_~i~0 100000) (= |main_#t~mem3| (select (select |#memory_int| |main_~#b~0.base|) (+ (* 4 main_~i~0) |main_~#b~0.offset|))) (= 10 (select (select |#memory_int| |main_~#a~0.base|) (+ (* 4 main_~i~0) |main_~#a~0.offset|)))))) [2019-10-07 00:33:36,583 INFO L193 IcfgInterpreter]: Reachable states at location __VERIFIER_assertENTRY satisfy 165#(exists ((v_prenex_49 Int) (v_prenex_48 Int) (|v_main_~#b~0.offset_BEFORE_CALL_5| Int) (v_prenex_45 Int) (v_prenex_44 Int) (v_prenex_47 Int) (v_prenex_46 Int) (v_prenex_41 Int) (v_prenex_40 Int) (v_prenex_43 Int) (v_prenex_42 Int) (|v_main_~#b~0.base_BEFORE_CALL_5| Int) (v_prenex_38 Int) (v_prenex_37 Int) (|v_main_~#a~0.base_BEFORE_CALL_5| Int) (v_prenex_39 Int) (|v_main_~#a~0.offset_BEFORE_CALL_5| Int) (v_prenex_34 Int) (v_prenex_33 Int) (v_prenex_36 Int) (v_prenex_35 Int) (v_prenex_32 Int) (v_prenex_31 Int) (v_main_~i~0_BEFORE_CALL_5 Int)) (or (and (= |__VERIFIER_assert_#in~cond| 1) (= 20 (select (select |#memory_int| v_prenex_44) (+ v_prenex_41 (* 4 v_prenex_43)))) (= 10 (select (select |#memory_int| v_prenex_40) (+ v_prenex_42 (* 4 v_prenex_43)))) (<= 2 v_prenex_43) (<= v_prenex_43 100000) (< v_prenex_43 100000)) (and (<= 2 v_prenex_48) (= |__VERIFIER_assert_#in~cond| 0) (<= 0 v_prenex_48) (< v_prenex_48 100000) (= 10 (select (select |#memory_int| v_prenex_45) (+ v_prenex_47 (* 4 v_prenex_48)))) (<= v_prenex_48 0) (not (= 20 (select (select |#memory_int| v_prenex_49) (+ v_prenex_46 (* 4 v_prenex_48)))))) (and (= |__VERIFIER_assert_#in~cond| 1) (= (select (select |#memory_int| v_prenex_39) v_prenex_36) 20) (= 10 (select (select |#memory_int| v_prenex_35) v_prenex_37))) (and (= |__VERIFIER_assert_#in~cond| 0) (= (select (select |#memory_int| v_prenex_31) v_prenex_33) 10) (not (= 20 (select (select |#memory_int| v_prenex_34) v_prenex_32)))) (and (<= v_prenex_38 0) (= 20 (select (select |#memory_int| v_prenex_39) (+ v_prenex_36 (* 4 v_prenex_38)))) (= |__VERIFIER_assert_#in~cond| 1) (<= 2 v_prenex_38) (= 10 (select (select |#memory_int| v_prenex_35) (+ v_prenex_37 (* 4 v_prenex_38)))) (< v_prenex_38 100000) (<= 0 v_prenex_38)) (and (= |__VERIFIER_assert_#in~cond| 0) (< v_main_~i~0_BEFORE_CALL_5 100000) (<= 2 v_main_~i~0_BEFORE_CALL_5) (= 10 (select (select |#memory_int| |v_main_~#a~0.base_BEFORE_CALL_5|) (+ |v_main_~#a~0.offset_BEFORE_CALL_5| (* 4 v_main_~i~0_BEFORE_CALL_5)))) (not (= 20 (select (select |#memory_int| |v_main_~#b~0.base_BEFORE_CALL_5|) (+ |v_main_~#b~0.offset_BEFORE_CALL_5| (* 4 v_main_~i~0_BEFORE_CALL_5))))) (<= v_main_~i~0_BEFORE_CALL_5 100000)))) [2019-10-07 00:33:37,390 INFO L211 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-07 00:33:37,391 INFO L224 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [49, 49, 49, 12] total 108 [2019-10-07 00:33:37,392 INFO L442 AbstractCegarLoop]: Interpolant automaton has 108 states [2019-10-07 00:33:37,393 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 108 interpolants. [2019-10-07 00:33:37,394 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=4693, Invalid=6863, Unknown=0, NotChecked=0, Total=11556 [2019-10-07 00:33:37,395 INFO L87 Difference]: Start difference. First operand 70 states and 73 transitions. Second operand 108 states. [2019-10-07 00:34:20,619 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-07 00:34:20,619 INFO L93 Difference]: Finished difference Result 599 states and 836 transitions. [2019-10-07 00:34:20,620 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 292 states. [2019-10-07 00:34:20,620 INFO L78 Accepts]: Start accepts. Automaton has 108 states. Word has length 61 [2019-10-07 00:34:20,621 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-07 00:34:20,624 INFO L225 Difference]: With dead ends: 599 [2019-10-07 00:34:20,624 INFO L226 Difference]: Without dead ends: 581 [2019-10-07 00:34:20,634 INFO L606 BasicCegarLoop]: 0 DeclaredPredicates, 613 GetRequests, 220 SyntacticMatches, 0 SemanticMatches, 393 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 46797 ImplicationChecksByTransitivity, 39.4s TimeCoverageRelationStatistics Valid=42055, Invalid=113575, Unknown=0, NotChecked=0, Total=155630 [2019-10-07 00:34:20,635 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 581 states. [2019-10-07 00:34:20,669 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 581 to 118. [2019-10-07 00:34:20,669 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 118 states. [2019-10-07 00:34:20,671 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 118 states to 118 states and 121 transitions. [2019-10-07 00:34:20,671 INFO L78 Accepts]: Start accepts. Automaton has 118 states and 121 transitions. Word has length 61 [2019-10-07 00:34:20,671 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-07 00:34:20,671 INFO L462 AbstractCegarLoop]: Abstraction has 118 states and 121 transitions. [2019-10-07 00:34:20,671 INFO L463 AbstractCegarLoop]: Interpolant automaton has 108 states. [2019-10-07 00:34:20,672 INFO L276 IsEmpty]: Start isEmpty. Operand 118 states and 121 transitions. [2019-10-07 00:34:20,673 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 110 [2019-10-07 00:34:20,673 INFO L377 BasicCegarLoop]: Found error trace [2019-10-07 00:34:20,674 INFO L385 BasicCegarLoop]: trace histogram [94, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-07 00:34:20,878 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 6 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-07 00:34:20,878 INFO L410 AbstractCegarLoop]: === Iteration 7 === [__VERIFIER_assertErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-07 00:34:20,878 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-07 00:34:20,879 INFO L82 PathProgramCache]: Analyzing trace with hash -1434712782, now seen corresponding path program 5 times [2019-10-07 00:34:20,879 INFO L150 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-07 00:34:20,879 INFO L231 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:34:20,879 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:34:20,879 INFO L117 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-07 00:34:20,879 INFO L95 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-07 00:34:21,067 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-07 00:34:24,481 INFO L134 CoverageAnalysis]: Checked inductivity of 4467 backedges. 0 proven. 4465 refuted. 0 times theorem prover too weak. 2 trivial. 0 not checked. [2019-10-07 00:34:24,482 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2019-10-07 00:34:24,482 INFO L286 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [2019-10-07 00:34:24,482 INFO L93 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2 No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 7 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 7 with z3 -smt2 -in SMTLIB2_COMPLIANT=true