java -Xmx8000000000 -Xss4m -jar ./plugins/org.eclipse.equinox.launcher_1.3.100.v20150511-1540.jar -data @noDefault -ultimatedata ./data -tc ../../../trunk/examples/toolchains/AutomizerC.xml -s ../../../trunk/examples/settings/default/automizer/svcomp-Reach-32bit-Automizer_Default.epf --traceabstraction.trace.refinement.strategy SIFA_TAIPAN --sifa.abstract.domain CompoundDomain --rcfgbuilder.size.of.a.code.block LoopFreeBlock --sifa.call.summarizer TopInputCallSummarizer --sifa.fluid SizeLimitFluid --sifa.simplification.technique SIMPLIFY_QUICK -i ../../../trunk/examples/svcomp/reducercommutativity/sep20-1.i -------------------------------------------------------------------------------- This is Ultimate 0.1.24-f4eb214f-m [2019-10-13 23:20:37,519 INFO L177 SettingsManager]: Resetting all preferences to default values... [2019-10-13 23:20:37,522 INFO L181 SettingsManager]: Resetting UltimateCore preferences to default values [2019-10-13 23:20:37,540 INFO L184 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2019-10-13 23:20:37,540 INFO L181 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2019-10-13 23:20:37,542 INFO L181 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2019-10-13 23:20:37,544 INFO L181 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2019-10-13 23:20:37,554 INFO L181 SettingsManager]: Resetting LassoRanker preferences to default values [2019-10-13 23:20:37,559 INFO L181 SettingsManager]: Resetting Reaching Definitions preferences to default values [2019-10-13 23:20:37,562 INFO L181 SettingsManager]: Resetting SyntaxChecker preferences to default values [2019-10-13 23:20:37,563 INFO L181 SettingsManager]: Resetting Sifa preferences to default values [2019-10-13 23:20:37,564 INFO L184 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2019-10-13 23:20:37,565 INFO L181 SettingsManager]: Resetting LTL2Aut preferences to default values [2019-10-13 23:20:37,566 INFO L181 SettingsManager]: Resetting PEA to Boogie preferences to default values [2019-10-13 23:20:37,569 INFO L181 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2019-10-13 23:20:37,570 INFO L181 SettingsManager]: Resetting ChcToBoogie preferences to default values [2019-10-13 23:20:37,571 INFO L181 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2019-10-13 23:20:37,572 INFO L181 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2019-10-13 23:20:37,574 INFO L181 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2019-10-13 23:20:37,578 INFO L181 SettingsManager]: Resetting CodeCheck preferences to default values [2019-10-13 23:20:37,582 INFO L181 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2019-10-13 23:20:37,585 INFO L181 SettingsManager]: Resetting RCFGBuilder preferences to default values [2019-10-13 23:20:37,588 INFO L181 SettingsManager]: Resetting Referee preferences to default values [2019-10-13 23:20:37,589 INFO L181 SettingsManager]: Resetting TraceAbstraction preferences to default values [2019-10-13 23:20:37,591 INFO L184 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2019-10-13 23:20:37,591 INFO L184 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2019-10-13 23:20:37,591 INFO L181 SettingsManager]: Resetting TreeAutomizer preferences to default values [2019-10-13 23:20:37,593 INFO L181 SettingsManager]: Resetting IcfgToChc preferences to default values [2019-10-13 23:20:37,594 INFO L181 SettingsManager]: Resetting IcfgTransformer preferences to default values [2019-10-13 23:20:37,595 INFO L184 SettingsManager]: ReqToTest provides no preferences, ignoring... [2019-10-13 23:20:37,595 INFO L181 SettingsManager]: Resetting Boogie Printer preferences to default values [2019-10-13 23:20:37,596 INFO L181 SettingsManager]: Resetting ChcSmtPrinter preferences to default values [2019-10-13 23:20:37,597 INFO L181 SettingsManager]: Resetting ReqPrinter preferences to default values [2019-10-13 23:20:37,598 INFO L181 SettingsManager]: Resetting Witness Printer preferences to default values [2019-10-13 23:20:37,599 INFO L184 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2019-10-13 23:20:37,599 INFO L181 SettingsManager]: Resetting CDTParser preferences to default values [2019-10-13 23:20:37,600 INFO L184 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2019-10-13 23:20:37,601 INFO L184 SettingsManager]: ReqParser provides no preferences, ignoring... [2019-10-13 23:20:37,601 INFO L181 SettingsManager]: Resetting SmtParser preferences to default values [2019-10-13 23:20:37,602 INFO L181 SettingsManager]: Resetting Witness Parser preferences to default values [2019-10-13 23:20:37,603 INFO L188 SettingsManager]: Finished resetting all preferences to default values... [2019-10-13 23:20:37,604 INFO L101 SettingsManager]: Beginning loading settings from /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/settings/default/automizer/svcomp-Reach-32bit-Automizer_Default.epf [2019-10-13 23:20:37,635 INFO L113 SettingsManager]: Loading preferences was successful [2019-10-13 23:20:37,636 INFO L115 SettingsManager]: Preferences different from defaults after loading the file: [2019-10-13 23:20:37,637 INFO L136 SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults: [2019-10-13 23:20:37,639 INFO L138 SettingsManager]: * Create parallel compositions if possible=false [2019-10-13 23:20:37,640 INFO L138 SettingsManager]: * Use SBE=true [2019-10-13 23:20:37,640 INFO L136 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2019-10-13 23:20:37,642 INFO L138 SettingsManager]: * sizeof long=4 [2019-10-13 23:20:37,643 INFO L138 SettingsManager]: * Overapproximate operations on floating types=true [2019-10-13 23:20:37,643 INFO L138 SettingsManager]: * sizeof POINTER=4 [2019-10-13 23:20:37,643 INFO L138 SettingsManager]: * Check division by zero=IGNORE [2019-10-13 23:20:37,643 INFO L138 SettingsManager]: * Pointer to allocated memory at dereference=IGNORE [2019-10-13 23:20:37,643 INFO L138 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2019-10-13 23:20:37,643 INFO L138 SettingsManager]: * Check array bounds for arrays that are off heap=IGNORE [2019-10-13 23:20:37,644 INFO L138 SettingsManager]: * sizeof long double=12 [2019-10-13 23:20:37,644 INFO L138 SettingsManager]: * Check if freed pointer was valid=false [2019-10-13 23:20:37,644 INFO L138 SettingsManager]: * Use constant arrays=true [2019-10-13 23:20:37,644 INFO L138 SettingsManager]: * Pointer base address is valid at dereference=IGNORE [2019-10-13 23:20:37,644 INFO L136 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2019-10-13 23:20:37,645 INFO L138 SettingsManager]: * Size of a code block=SequenceOfStatements [2019-10-13 23:20:37,645 INFO L138 SettingsManager]: * To the following directory=./dump/ [2019-10-13 23:20:37,645 INFO L138 SettingsManager]: * SMT solver=External_DefaultMode [2019-10-13 23:20:37,645 INFO L138 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2019-10-13 23:20:37,645 INFO L136 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2019-10-13 23:20:37,646 INFO L138 SettingsManager]: * Compute Interpolants along a Counterexample=FPandBP [2019-10-13 23:20:37,646 INFO L138 SettingsManager]: * Positions where we compute the Hoare Annotation=LoopsAndPotentialCycles [2019-10-13 23:20:37,651 INFO L138 SettingsManager]: * Trace refinement strategy=CAMEL [2019-10-13 23:20:37,651 INFO L138 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in [2019-10-13 23:20:37,651 INFO L138 SettingsManager]: * Compute Hoare Annotation of negated interpolant automaton, abstraction and CFG=true [2019-10-13 23:20:37,652 INFO L138 SettingsManager]: * SMT solver=External_ModelsAndUnsatCoreMode Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: Trace refinement strategy -> SIFA_TAIPAN Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.sifa: Abstract Domain -> CompoundDomain Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder: Size of a code block -> LoopFreeBlock Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.sifa: Call Summarizer -> TopInputCallSummarizer Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.sifa: Fluid -> SizeLimitFluid Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.sifa: Simplification Technique -> SIMPLIFY_QUICK [2019-10-13 23:20:37,921 INFO L81 nceAwareModelManager]: Repository-Root is: /tmp [2019-10-13 23:20:37,934 INFO L258 ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized [2019-10-13 23:20:37,938 INFO L214 ainManager$Toolchain]: [Toolchain 1]: Toolchain selected. [2019-10-13 23:20:37,939 INFO L271 PluginConnector]: Initializing CDTParser... [2019-10-13 23:20:37,940 INFO L275 PluginConnector]: CDTParser initialized [2019-10-13 23:20:37,940 INFO L428 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/../../../trunk/examples/svcomp/reducercommutativity/sep20-1.i [2019-10-13 23:20:38,005 INFO L220 CDTParser]: Created temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/2e3b69fe3/8c7417dd756d485e9481e45c58e59c04/FLAGf076319f0 [2019-10-13 23:20:38,443 INFO L306 CDTParser]: Found 1 translation units. [2019-10-13 23:20:38,444 INFO L160 CDTParser]: Scanning /storage/repos/ultimate/trunk/examples/svcomp/reducercommutativity/sep20-1.i [2019-10-13 23:20:38,453 INFO L349 CDTParser]: About to delete temporary CDT project at /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/2e3b69fe3/8c7417dd756d485e9481e45c58e59c04/FLAGf076319f0 [2019-10-13 23:20:38,838 INFO L357 CDTParser]: Successfully deleted /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/data/2e3b69fe3/8c7417dd756d485e9481e45c58e59c04 [2019-10-13 23:20:38,848 INFO L296 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2019-10-13 23:20:38,849 INFO L131 ToolchainWalker]: Walking toolchain with 4 elements. [2019-10-13 23:20:38,850 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2019-10-13 23:20:38,850 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2019-10-13 23:20:38,854 INFO L275 PluginConnector]: CACSL2BoogieTranslator initialized [2019-10-13 23:20:38,855 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 13.10 11:20:38" (1/1) ... [2019-10-13 23:20:38,857 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@510c1389 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:38, skipping insertion in model container [2019-10-13 23:20:38,857 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 13.10 11:20:38" (1/1) ... [2019-10-13 23:20:38,864 INFO L142 MainTranslator]: Starting translation in SV-COMP mode [2019-10-13 23:20:38,881 INFO L173 MainTranslator]: Built tables and reachable declarations [2019-10-13 23:20:39,070 INFO L206 PostProcessor]: Analyzing one entry point: main [2019-10-13 23:20:39,080 INFO L188 MainTranslator]: Completed pre-run [2019-10-13 23:20:39,104 INFO L206 PostProcessor]: Analyzing one entry point: main [2019-10-13 23:20:39,203 INFO L192 MainTranslator]: Completed translation [2019-10-13 23:20:39,203 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39 WrapperNode [2019-10-13 23:20:39,203 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2019-10-13 23:20:39,204 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2019-10-13 23:20:39,204 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2019-10-13 23:20:39,204 INFO L275 PluginConnector]: Boogie Preprocessor initialized [2019-10-13 23:20:39,219 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (1/1) ... [2019-10-13 23:20:39,219 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (1/1) ... [2019-10-13 23:20:39,227 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (1/1) ... [2019-10-13 23:20:39,228 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (1/1) ... [2019-10-13 23:20:39,237 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (1/1) ... [2019-10-13 23:20:39,243 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (1/1) ... [2019-10-13 23:20:39,244 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (1/1) ... [2019-10-13 23:20:39,247 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2019-10-13 23:20:39,247 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2019-10-13 23:20:39,247 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2019-10-13 23:20:39,248 INFO L275 PluginConnector]: RCFGBuilder initialized [2019-10-13 23:20:39,249 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (1/1) ... No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2019-10-13 23:20:39,299 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2019-10-13 23:20:39,300 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2019-10-13 23:20:39,300 INFO L138 BoogieDeclarations]: Found implementation of procedure sep [2019-10-13 23:20:39,300 INFO L138 BoogieDeclarations]: Found implementation of procedure main [2019-10-13 23:20:39,300 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_error [2019-10-13 23:20:39,300 INFO L130 BoogieDeclarations]: Found specification of procedure __VERIFIER_nondet_int [2019-10-13 23:20:39,300 INFO L130 BoogieDeclarations]: Found specification of procedure sep [2019-10-13 23:20:39,301 INFO L130 BoogieDeclarations]: Found specification of procedure read~int [2019-10-13 23:20:39,301 INFO L130 BoogieDeclarations]: Found specification of procedure main [2019-10-13 23:20:39,301 INFO L130 BoogieDeclarations]: Found specification of procedure #Ultimate.allocOnStack [2019-10-13 23:20:39,301 INFO L130 BoogieDeclarations]: Found specification of procedure write~int [2019-10-13 23:20:39,301 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.dealloc [2019-10-13 23:20:39,301 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2019-10-13 23:20:39,302 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2019-10-13 23:20:39,707 INFO L279 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2019-10-13 23:20:39,707 INFO L284 CfgBuilder]: Removed 3 assume(true) statements. [2019-10-13 23:20:39,708 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 13.10 11:20:39 BoogieIcfgContainer [2019-10-13 23:20:39,709 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2019-10-13 23:20:39,710 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2019-10-13 23:20:39,710 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2019-10-13 23:20:39,713 INFO L275 PluginConnector]: TraceAbstraction initialized [2019-10-13 23:20:39,714 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 13.10 11:20:38" (1/3) ... [2019-10-13 23:20:39,715 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@7a02977c and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 13.10 11:20:39, skipping insertion in model container [2019-10-13 23:20:39,715 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 13.10 11:20:39" (2/3) ... [2019-10-13 23:20:39,715 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@7a02977c and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 13.10 11:20:39, skipping insertion in model container [2019-10-13 23:20:39,715 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 13.10 11:20:39" (3/3) ... [2019-10-13 23:20:39,717 INFO L109 eAbstractionObserver]: Analyzing ICFG sep20-1.i [2019-10-13 23:20:39,726 INFO L152 ceAbstractionStarter]: Automizer settings: Hoare:true NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION [2019-10-13 23:20:39,734 INFO L164 ceAbstractionStarter]: Appying trace abstraction to program that has 1 error locations. [2019-10-13 23:20:39,744 INFO L249 AbstractCegarLoop]: Starting to check reachability of 1 error locations. [2019-10-13 23:20:39,764 INFO L373 AbstractCegarLoop]: Interprodecural is true [2019-10-13 23:20:39,765 INFO L374 AbstractCegarLoop]: Hoare is true [2019-10-13 23:20:39,765 INFO L375 AbstractCegarLoop]: Compute interpolants for FPandBP [2019-10-13 23:20:39,765 INFO L376 AbstractCegarLoop]: Backedges is STRAIGHT_LINE [2019-10-13 23:20:39,765 INFO L377 AbstractCegarLoop]: Determinization is PREDICATE_ABSTRACTION [2019-10-13 23:20:39,765 INFO L378 AbstractCegarLoop]: Difference is false [2019-10-13 23:20:39,765 INFO L379 AbstractCegarLoop]: Minimize is MINIMIZE_SEVPA [2019-10-13 23:20:39,765 INFO L383 AbstractCegarLoop]: ======== Iteration 0==of CEGAR loop == AllErrorsAtOnce======== [2019-10-13 23:20:39,780 INFO L276 IsEmpty]: Start isEmpty. Operand 23 states. [2019-10-13 23:20:39,786 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 25 [2019-10-13 23:20:39,786 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:39,787 INFO L380 BasicCegarLoop]: trace histogram [3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:39,788 INFO L410 AbstractCegarLoop]: === Iteration 1 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:39,793 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:39,793 INFO L82 PathProgramCache]: Analyzing trace with hash -1553264816, now seen corresponding path program 1 times [2019-10-13 23:20:39,802 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:39,802 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [619765052] [2019-10-13 23:20:39,803 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:39,803 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:39,803 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:20:39,900 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:39,986 INFO L134 CoverageAnalysis]: Checked inductivity of 9 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2019-10-13 23:20:39,987 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [619765052] [2019-10-13 23:20:39,988 INFO L223 tionRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2019-10-13 23:20:39,988 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2019-10-13 23:20:39,989 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [625172480] [2019-10-13 23:20:39,994 INFO L442 AbstractCegarLoop]: Interpolant automaton has 3 states [2019-10-13 23:20:39,994 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:20:40,011 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2019-10-13 23:20:40,013 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2019-10-13 23:20:40,015 INFO L87 Difference]: Start difference. First operand 23 states. Second operand 3 states. [2019-10-13 23:20:40,059 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:20:40,059 INFO L93 Difference]: Finished difference Result 41 states and 51 transitions. [2019-10-13 23:20:40,060 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2019-10-13 23:20:40,062 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 24 [2019-10-13 23:20:40,063 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:20:40,073 INFO L225 Difference]: With dead ends: 41 [2019-10-13 23:20:40,074 INFO L226 Difference]: Without dead ends: 20 [2019-10-13 23:20:40,078 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2019-10-13 23:20:40,101 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 20 states. [2019-10-13 23:20:40,126 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 20 to 20. [2019-10-13 23:20:40,127 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 20 states. [2019-10-13 23:20:40,129 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 20 states to 20 states and 24 transitions. [2019-10-13 23:20:40,131 INFO L78 Accepts]: Start accepts. Automaton has 20 states and 24 transitions. Word has length 24 [2019-10-13 23:20:40,131 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:20:40,131 INFO L462 AbstractCegarLoop]: Abstraction has 20 states and 24 transitions. [2019-10-13 23:20:40,132 INFO L463 AbstractCegarLoop]: Interpolant automaton has 3 states. [2019-10-13 23:20:40,132 INFO L276 IsEmpty]: Start isEmpty. Operand 20 states and 24 transitions. [2019-10-13 23:20:40,134 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 26 [2019-10-13 23:20:40,134 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:40,134 INFO L380 BasicCegarLoop]: trace histogram [3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:40,135 INFO L410 AbstractCegarLoop]: === Iteration 2 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:40,135 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:40,135 INFO L82 PathProgramCache]: Analyzing trace with hash -1274606805, now seen corresponding path program 1 times [2019-10-13 23:20:40,136 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:40,136 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [271281931] [2019-10-13 23:20:40,136 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:40,136 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:40,137 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:20:40,166 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:40,246 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2019-10-13 23:20:40,247 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [271281931] [2019-10-13 23:20:40,248 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [287900749] [2019-10-13 23:20:40,248 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:40,345 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:40,348 INFO L256 TraceCheckSpWp]: Trace formula consists of 123 conjuncts, 2 conjunts are in the unsatisfiable core [2019-10-13 23:20:40,357 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:20:40,390 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 4 proven. 0 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2019-10-13 23:20:40,390 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:20:40,427 INFO L134 CoverageAnalysis]: Checked inductivity of 10 backedges. 0 proven. 4 refuted. 0 times theorem prover too weak. 6 trivial. 0 not checked. [2019-10-13 23:20:40,428 INFO L223 tionRefinementEngine]: Constructing automaton from 1 perfect and 2 imperfect interpolant sequences. [2019-10-13 23:20:40,428 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [3, 3] total 5 [2019-10-13 23:20:40,428 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1244943649] [2019-10-13 23:20:40,430 INFO L442 AbstractCegarLoop]: Interpolant automaton has 3 states [2019-10-13 23:20:40,430 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:20:40,430 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2019-10-13 23:20:40,431 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=10, Invalid=10, Unknown=0, NotChecked=0, Total=20 [2019-10-13 23:20:40,431 INFO L87 Difference]: Start difference. First operand 20 states and 24 transitions. Second operand 3 states. [2019-10-13 23:20:40,454 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:20:40,454 INFO L93 Difference]: Finished difference Result 33 states and 43 transitions. [2019-10-13 23:20:40,455 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2019-10-13 23:20:40,455 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 25 [2019-10-13 23:20:40,456 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:20:40,456 INFO L225 Difference]: With dead ends: 33 [2019-10-13 23:20:40,457 INFO L226 Difference]: Without dead ends: 21 [2019-10-13 23:20:40,458 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 52 GetRequests, 49 SyntacticMatches, 0 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=10, Invalid=10, Unknown=0, NotChecked=0, Total=20 [2019-10-13 23:20:40,458 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 21 states. [2019-10-13 23:20:40,464 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 21 to 21. [2019-10-13 23:20:40,464 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 21 states. [2019-10-13 23:20:40,465 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 21 states to 21 states and 25 transitions. [2019-10-13 23:20:40,466 INFO L78 Accepts]: Start accepts. Automaton has 21 states and 25 transitions. Word has length 25 [2019-10-13 23:20:40,466 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:20:40,468 INFO L462 AbstractCegarLoop]: Abstraction has 21 states and 25 transitions. [2019-10-13 23:20:40,468 INFO L463 AbstractCegarLoop]: Interpolant automaton has 3 states. [2019-10-13 23:20:40,469 INFO L276 IsEmpty]: Start isEmpty. Operand 21 states and 25 transitions. [2019-10-13 23:20:40,472 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 29 [2019-10-13 23:20:40,472 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:40,472 INFO L380 BasicCegarLoop]: trace histogram [3, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:40,673 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 2 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:40,673 INFO L410 AbstractCegarLoop]: === Iteration 3 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:40,674 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:40,675 INFO L82 PathProgramCache]: Analyzing trace with hash -544560989, now seen corresponding path program 1 times [2019-10-13 23:20:40,675 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:40,676 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1156600734] [2019-10-13 23:20:40,676 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:40,676 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:40,677 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:20:40,739 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:40,817 INFO L134 CoverageAnalysis]: Checked inductivity of 22 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 22 trivial. 0 not checked. [2019-10-13 23:20:40,817 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1156600734] [2019-10-13 23:20:40,818 INFO L223 tionRefinementEngine]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2019-10-13 23:20:40,818 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2019-10-13 23:20:40,818 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1012635787] [2019-10-13 23:20:40,819 INFO L442 AbstractCegarLoop]: Interpolant automaton has 3 states [2019-10-13 23:20:40,819 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:20:40,820 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2019-10-13 23:20:40,821 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2019-10-13 23:20:40,821 INFO L87 Difference]: Start difference. First operand 21 states and 25 transitions. Second operand 3 states. [2019-10-13 23:20:40,840 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:20:40,840 INFO L93 Difference]: Finished difference Result 31 states and 36 transitions. [2019-10-13 23:20:40,841 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2019-10-13 23:20:40,841 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 28 [2019-10-13 23:20:40,842 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:20:40,843 INFO L225 Difference]: With dead ends: 31 [2019-10-13 23:20:40,843 INFO L226 Difference]: Without dead ends: 22 [2019-10-13 23:20:40,844 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2019-10-13 23:20:40,844 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 22 states. [2019-10-13 23:20:40,851 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 22 to 22. [2019-10-13 23:20:40,851 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 22 states. [2019-10-13 23:20:40,854 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 22 states to 22 states and 26 transitions. [2019-10-13 23:20:40,854 INFO L78 Accepts]: Start accepts. Automaton has 22 states and 26 transitions. Word has length 28 [2019-10-13 23:20:40,859 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:20:40,859 INFO L462 AbstractCegarLoop]: Abstraction has 22 states and 26 transitions. [2019-10-13 23:20:40,860 INFO L463 AbstractCegarLoop]: Interpolant automaton has 3 states. [2019-10-13 23:20:40,860 INFO L276 IsEmpty]: Start isEmpty. Operand 22 states and 26 transitions. [2019-10-13 23:20:40,861 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 30 [2019-10-13 23:20:40,862 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:40,862 INFO L380 BasicCegarLoop]: trace histogram [3, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:40,863 INFO L410 AbstractCegarLoop]: === Iteration 4 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:40,863 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:40,863 INFO L82 PathProgramCache]: Analyzing trace with hash -5957836, now seen corresponding path program 1 times [2019-10-13 23:20:40,864 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:40,864 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1711084884] [2019-10-13 23:20:40,864 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:40,865 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:40,865 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:20:40,933 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:40,979 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 22 trivial. 0 not checked. [2019-10-13 23:20:40,980 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1711084884] [2019-10-13 23:20:40,980 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1935720519] [2019-10-13 23:20:40,981 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 3 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 3 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:41,096 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:41,098 INFO L256 TraceCheckSpWp]: Trace formula consists of 139 conjuncts, 3 conjunts are in the unsatisfiable core [2019-10-13 23:20:41,100 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:20:41,121 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 22 trivial. 0 not checked. [2019-10-13 23:20:41,121 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:20:41,167 INFO L134 CoverageAnalysis]: Checked inductivity of 23 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 22 trivial. 0 not checked. [2019-10-13 23:20:41,168 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [2011281759] [2019-10-13 23:20:41,212 INFO L162 IcfgInterpreter]: Started Sifa with 19 locations of interest [2019-10-13 23:20:41,212 INFO L169 IcfgInterpreter]: Building call graph [2019-10-13 23:20:41,221 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-13 23:20:41,229 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-13 23:20:41,230 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-13 23:20:41,394 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-13 23:20:43,648 INFO L199 IcfgInterpreter]: Interpreting procedure sep with input of size 1 for LOIs [2019-10-13 23:20:43,724 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-13 23:20:43,729 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-13 23:20:43,729 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-13 23:20:43,730 INFO L193 IcfgInterpreter]: Reachable states at location mainErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 243#(or (and (not (= main_~ret~1 main_~ret2~0)) (exists ((v_prenex_29 Int) (v_prenex_30 Int) (v_sep_~ret~0_BEFORE_RETURN_6 Int) (v_sep_~ret~0_BEFORE_RETURN_5 Int)) (or (and (<= (mod v_prenex_29 4294967296) 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (mod v_prenex_29 4294967296) main_~ret5~0) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= (+ (mod v_prenex_30 4294967296) (- 4294967296)) main_~ret5~0) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (<= (mod v_prenex_30 4294967296) 2147483647)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= main_~ret5~0 (mod v_sep_~ret~0_BEFORE_RETURN_6 4294967296)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (<= (mod v_sep_~ret~0_BEFORE_RETURN_6 4294967296) 2147483647) (not (< main_~i~2 19))) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_5 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_5 4294967296) (- 4294967296)) main_~ret5~0) (not (< main_~i~2 19)))))) (and (exists ((v_prenex_29 Int) (v_prenex_30 Int) (v_sep_~ret~0_BEFORE_RETURN_6 Int) (v_sep_~ret~0_BEFORE_RETURN_5 Int)) (or (and (<= (mod v_prenex_29 4294967296) 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (mod v_prenex_29 4294967296) main_~ret5~0) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= (+ (mod v_prenex_30 4294967296) (- 4294967296)) main_~ret5~0) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (<= (mod v_prenex_30 4294967296) 2147483647)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= main_~ret5~0 (mod v_sep_~ret~0_BEFORE_RETURN_6 4294967296)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (<= (mod v_sep_~ret~0_BEFORE_RETURN_6 4294967296) 2147483647) (not (< main_~i~2 19))) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_5 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_5 4294967296) (- 4294967296)) main_~ret5~0) (not (< main_~i~2 19))))) (not (= main_~ret~1 main_~ret5~0)))) [2019-10-13 23:20:43,730 INFO L193 IcfgInterpreter]: Reachable states at location L26-4 satisfy 73#(and (not (< main_~i~1 20)) (<= 20 main_~i~1)) [2019-10-13 23:20:43,730 INFO L193 IcfgInterpreter]: Reachable states at location L33 satisfy 601#(exists ((v_prenex_2 Int) (v_prenex_1 Int) (v_sep_~ret~0_BEFORE_RETURN_2 Int) (v_sep_~ret~0_BEFORE_RETURN_1 Int)) (or (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~ret~1 (+ (mod v_sep_~ret~0_BEFORE_RETURN_2 4294967296) (- 4294967296))) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_2 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_1 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= main_~ret~1 (+ (mod v_sep_~ret~0_BEFORE_RETURN_1 4294967296) (- 4294967296))) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~ret~1 (mod v_prenex_1 4294967296)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_prenex_1 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~ret~1 (mod v_prenex_2 4294967296)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_prenex_2 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))))) [2019-10-13 23:20:43,731 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 666#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-13 23:20:43,731 INFO L193 IcfgInterpreter]: Reachable states at location L26-3 satisfy 68#true [2019-10-13 23:20:43,731 INFO L193 IcfgInterpreter]: Reachable states at location L7-3 satisfy 657#(<= 0 sep_~i~0) [2019-10-13 23:20:43,732 INFO L193 IcfgInterpreter]: Reachable states at location sepENTRY satisfy 610#true [2019-10-13 23:20:43,732 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:43,732 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:43,732 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 671#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:43,733 INFO L193 IcfgInterpreter]: Reachable states at location L39-1 satisfy 488#true [2019-10-13 23:20:43,734 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-13 23:20:43,734 INFO L193 IcfgInterpreter]: Reachable states at location L39 satisfy 531#(and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= 19 main_~i~2) (not (< main_~i~2 19))) [2019-10-13 23:20:43,734 INFO L193 IcfgInterpreter]: Reachable states at location sepEXIT satisfy 662#(and (<= 20 sep_~i~0) (= |sep_#res| (ite (<= (mod sep_~ret~0 4294967296) 2147483647) (mod sep_~ret~0 4294967296) (+ (mod sep_~ret~0 4294967296) (- 4294967296)))) (<= 0 sep_~i~0) (not (< sep_~i~0 20))) [2019-10-13 23:20:43,735 INFO L193 IcfgInterpreter]: Reachable states at location L30 satisfy 129#(or (exists ((v_prenex_1 Int) (v_sep_~ret~0_BEFORE_RETURN_1 Int)) (or (and (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_1 4294967296) 2147483647)) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_1 4294967296) (- 4294967296)) |main_#t~ret6|)) (and (not (< main_~i~1 20)) (= (mod v_prenex_1 4294967296) |main_#t~ret6|) (<= (mod v_prenex_1 4294967296) 2147483647)))) (exists ((v_prenex_2 Int) (v_sep_~ret~0_BEFORE_RETURN_2 Int)) (or (and (not (< main_~i~1 20)) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_2 4294967296) (- 4294967296)) |main_#t~ret6|) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_2 4294967296) 2147483647))) (and (not (< main_~i~1 20)) (= (mod v_prenex_2 4294967296) |main_#t~ret6|) (<= (mod v_prenex_2 4294967296) 2147483647))))) [2019-10-13 23:20:43,735 INFO L193 IcfgInterpreter]: Reachable states at location L41 satisfy 433#true [2019-10-13 23:20:43,735 INFO L193 IcfgInterpreter]: Reachable states at location L42 satisfy 322#true [2019-10-13 23:20:43,736 INFO L193 IcfgInterpreter]: Reachable states at location L33-1 satisfy 596#true [2019-10-13 23:20:43,736 INFO L193 IcfgInterpreter]: Reachable states at location L35-3 satisfy 569#true [2019-10-13 23:20:44,145 INFO L223 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-13 23:20:44,145 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4, 4, 11] total 17 [2019-10-13 23:20:44,145 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1620812066] [2019-10-13 23:20:44,147 INFO L442 AbstractCegarLoop]: Interpolant automaton has 18 states [2019-10-13 23:20:44,148 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:20:44,148 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 18 interpolants. [2019-10-13 23:20:44,150 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=50, Invalid=256, Unknown=0, NotChecked=0, Total=306 [2019-10-13 23:20:44,150 INFO L87 Difference]: Start difference. First operand 22 states and 26 transitions. Second operand 18 states. [2019-10-13 23:20:44,844 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:20:44,844 INFO L93 Difference]: Finished difference Result 40 states and 50 transitions. [2019-10-13 23:20:44,845 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 17 states. [2019-10-13 23:20:44,845 INFO L78 Accepts]: Start accepts. Automaton has 18 states. Word has length 29 [2019-10-13 23:20:44,845 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:20:44,848 INFO L225 Difference]: With dead ends: 40 [2019-10-13 23:20:44,848 INFO L226 Difference]: Without dead ends: 25 [2019-10-13 23:20:44,849 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 105 GetRequests, 77 SyntacticMatches, 0 SemanticMatches, 28 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 198 ImplicationChecksByTransitivity, 0.8s TimeCoverageRelationStatistics Valid=133, Invalid=737, Unknown=0, NotChecked=0, Total=870 [2019-10-13 23:20:44,849 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 25 states. [2019-10-13 23:20:44,858 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 25 to 25. [2019-10-13 23:20:44,859 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 25 states. [2019-10-13 23:20:44,860 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 25 states to 25 states and 29 transitions. [2019-10-13 23:20:44,860 INFO L78 Accepts]: Start accepts. Automaton has 25 states and 29 transitions. Word has length 29 [2019-10-13 23:20:44,861 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:20:44,861 INFO L462 AbstractCegarLoop]: Abstraction has 25 states and 29 transitions. [2019-10-13 23:20:44,861 INFO L463 AbstractCegarLoop]: Interpolant automaton has 18 states. [2019-10-13 23:20:44,861 INFO L276 IsEmpty]: Start isEmpty. Operand 25 states and 29 transitions. [2019-10-13 23:20:44,862 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 33 [2019-10-13 23:20:44,864 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:44,864 INFO L380 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:45,076 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 3 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:45,077 INFO L410 AbstractCegarLoop]: === Iteration 5 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:45,077 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:45,077 INFO L82 PathProgramCache]: Analyzing trace with hash -1961836647, now seen corresponding path program 2 times [2019-10-13 23:20:45,078 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:45,078 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1263261958] [2019-10-13 23:20:45,079 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:45,079 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:45,079 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:20:45,141 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:45,192 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 22 trivial. 0 not checked. [2019-10-13 23:20:45,193 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1263261958] [2019-10-13 23:20:45,193 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1771682457] [2019-10-13 23:20:45,193 INFO L92 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2 No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:45,285 INFO L249 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 2 check-sat command(s) [2019-10-13 23:20:45,286 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2019-10-13 23:20:45,287 INFO L256 TraceCheckSpWp]: Trace formula consists of 107 conjuncts, 3 conjunts are in the unsatisfiable core [2019-10-13 23:20:45,289 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:20:45,312 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 10 proven. 1 refuted. 0 times theorem prover too weak. 21 trivial. 0 not checked. [2019-10-13 23:20:45,312 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:20:45,366 INFO L134 CoverageAnalysis]: Checked inductivity of 32 backedges. 10 proven. 1 refuted. 0 times theorem prover too weak. 21 trivial. 0 not checked. [2019-10-13 23:20:45,367 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [1191957862] [2019-10-13 23:20:45,369 INFO L162 IcfgInterpreter]: Started Sifa with 19 locations of interest [2019-10-13 23:20:45,372 INFO L169 IcfgInterpreter]: Building call graph [2019-10-13 23:20:45,373 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-13 23:20:45,374 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-13 23:20:45,374 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-13 23:20:45,412 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-13 23:20:46,990 INFO L199 IcfgInterpreter]: Interpreting procedure sep with input of size 1 for LOIs [2019-10-13 23:20:47,041 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-13 23:20:47,047 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-13 23:20:47,047 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-13 23:20:47,047 INFO L193 IcfgInterpreter]: Reachable states at location mainErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 243#(or (and (not (= main_~ret~1 main_~ret5~0)) (exists ((v_sep_~ret~0_BEFORE_RETURN_31 Int) (v_prenex_224 Int) (v_sep_~ret~0_BEFORE_RETURN_32 Int) (v_prenex_223 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (<= (mod v_prenex_224 4294967296) 2147483647) (not (< main_~i~2 19)) (= main_~ret5~0 (mod v_prenex_224 4294967296))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (= (mod v_sep_~ret~0_BEFORE_RETURN_31 4294967296) main_~ret5~0) (<= (mod v_sep_~ret~0_BEFORE_RETURN_31 4294967296) 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= main_~ret5~0 (+ (mod v_sep_~ret~0_BEFORE_RETURN_32 4294967296) (- 4294967296))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_32 4294967296) 2147483647))) (and (not (<= (mod v_prenex_223 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= main_~ret5~0 (+ (mod v_prenex_223 4294967296) (- 4294967296))) (not (< main_~i~2 19)))))) (and (not (= main_~ret~1 main_~ret2~0)) (exists ((v_sep_~ret~0_BEFORE_RETURN_31 Int) (v_prenex_224 Int) (v_sep_~ret~0_BEFORE_RETURN_32 Int) (v_prenex_223 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (<= (mod v_prenex_224 4294967296) 2147483647) (not (< main_~i~2 19)) (= main_~ret5~0 (mod v_prenex_224 4294967296))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (= (mod v_sep_~ret~0_BEFORE_RETURN_31 4294967296) main_~ret5~0) (<= (mod v_sep_~ret~0_BEFORE_RETURN_31 4294967296) 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= main_~ret5~0 (+ (mod v_sep_~ret~0_BEFORE_RETURN_32 4294967296) (- 4294967296))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_32 4294967296) 2147483647))) (and (not (<= (mod v_prenex_223 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= main_~ret5~0 (+ (mod v_prenex_223 4294967296) (- 4294967296))) (not (< main_~i~2 19))))))) [2019-10-13 23:20:47,048 INFO L193 IcfgInterpreter]: Reachable states at location L26-4 satisfy 73#(and (not (< main_~i~1 20)) (<= 20 main_~i~1)) [2019-10-13 23:20:47,048 INFO L193 IcfgInterpreter]: Reachable states at location L33 satisfy 601#(exists ((v_prenex_196 Int) (v_sep_~ret~0_BEFORE_RETURN_28 Int) (v_sep_~ret~0_BEFORE_RETURN_27 Int) (v_prenex_195 Int)) (or (and (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_27 4294967296) 2147483647)) (<= main_~ret~1 2147483647) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_27 4294967296) (- 4294967296)) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= 0 (+ main_~ret~1 2147483648))) (and (= (+ (mod v_prenex_196 4294967296) (- 4294967296)) main_~ret~1) (not (< main_~i~1 20)) (not (<= (mod v_prenex_196 4294967296) 2147483647)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (mod v_sep_~ret~0_BEFORE_RETURN_28 4294967296) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_28 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= (mod v_prenex_195 4294967296) main_~ret~1) (<= (mod v_prenex_195 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))))) [2019-10-13 23:20:47,048 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 666#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-13 23:20:47,048 INFO L193 IcfgInterpreter]: Reachable states at location L26-3 satisfy 68#true [2019-10-13 23:20:47,048 INFO L193 IcfgInterpreter]: Reachable states at location L7-3 satisfy 657#(<= 0 sep_~i~0) [2019-10-13 23:20:47,049 INFO L193 IcfgInterpreter]: Reachable states at location sepENTRY satisfy 610#true [2019-10-13 23:20:47,049 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:47,049 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:47,049 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 671#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:47,049 INFO L193 IcfgInterpreter]: Reachable states at location L39-1 satisfy 488#true [2019-10-13 23:20:47,049 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-13 23:20:47,050 INFO L193 IcfgInterpreter]: Reachable states at location L39 satisfy 531#(and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= 19 main_~i~2) (not (< main_~i~2 19))) [2019-10-13 23:20:47,050 INFO L193 IcfgInterpreter]: Reachable states at location sepEXIT satisfy 662#(and (<= 20 sep_~i~0) (= |sep_#res| (ite (<= (mod sep_~ret~0 4294967296) 2147483647) (mod sep_~ret~0 4294967296) (+ (mod sep_~ret~0 4294967296) (- 4294967296)))) (<= 0 sep_~i~0) (not (< sep_~i~0 20))) [2019-10-13 23:20:47,050 INFO L193 IcfgInterpreter]: Reachable states at location L30 satisfy 129#(or (exists ((v_sep_~ret~0_BEFORE_RETURN_27 Int) (v_prenex_195 Int)) (or (and (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_27 4294967296) (- 4294967296)) |main_#t~ret6|) (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_27 4294967296) 2147483647))) (and (not (< main_~i~1 20)) (= (mod v_prenex_195 4294967296) |main_#t~ret6|) (<= (mod v_prenex_195 4294967296) 2147483647)))) (exists ((v_sep_~ret~0_BEFORE_RETURN_28 Int) (v_prenex_196 Int)) (or (and (not (< main_~i~1 20)) (= (mod v_sep_~ret~0_BEFORE_RETURN_28 4294967296) |main_#t~ret6|) (<= (mod v_sep_~ret~0_BEFORE_RETURN_28 4294967296) 2147483647)) (and (not (< main_~i~1 20)) (not (<= (mod v_prenex_196 4294967296) 2147483647)) (= (+ (mod v_prenex_196 4294967296) (- 4294967296)) |main_#t~ret6|))))) [2019-10-13 23:20:47,050 INFO L193 IcfgInterpreter]: Reachable states at location L41 satisfy 433#true [2019-10-13 23:20:47,050 INFO L193 IcfgInterpreter]: Reachable states at location L42 satisfy 322#true [2019-10-13 23:20:47,051 INFO L193 IcfgInterpreter]: Reachable states at location L33-1 satisfy 596#true [2019-10-13 23:20:47,051 INFO L193 IcfgInterpreter]: Reachable states at location L35-3 satisfy 569#true [2019-10-13 23:20:47,479 INFO L223 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-13 23:20:47,479 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 4, 4, 11] total 21 [2019-10-13 23:20:47,479 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1495032769] [2019-10-13 23:20:47,480 INFO L442 AbstractCegarLoop]: Interpolant automaton has 22 states [2019-10-13 23:20:47,481 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:20:47,481 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 22 interpolants. [2019-10-13 23:20:47,482 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=64, Invalid=398, Unknown=0, NotChecked=0, Total=462 [2019-10-13 23:20:47,483 INFO L87 Difference]: Start difference. First operand 25 states and 29 transitions. Second operand 22 states. [2019-10-13 23:20:48,450 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:20:48,450 INFO L93 Difference]: Finished difference Result 44 states and 58 transitions. [2019-10-13 23:20:48,450 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 22 states. [2019-10-13 23:20:48,450 INFO L78 Accepts]: Start accepts. Automaton has 22 states. Word has length 32 [2019-10-13 23:20:48,451 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:20:48,451 INFO L225 Difference]: With dead ends: 44 [2019-10-13 23:20:48,451 INFO L226 Difference]: Without dead ends: 29 [2019-10-13 23:20:48,453 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 119 GetRequests, 82 SyntacticMatches, 0 SemanticMatches, 37 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 305 ImplicationChecksByTransitivity, 1.1s TimeCoverageRelationStatistics Valid=210, Invalid=1272, Unknown=0, NotChecked=0, Total=1482 [2019-10-13 23:20:48,453 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 29 states. [2019-10-13 23:20:48,458 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 29 to 29. [2019-10-13 23:20:48,458 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 29 states. [2019-10-13 23:20:48,459 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 29 states to 29 states and 33 transitions. [2019-10-13 23:20:48,459 INFO L78 Accepts]: Start accepts. Automaton has 29 states and 33 transitions. Word has length 32 [2019-10-13 23:20:48,460 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:20:48,460 INFO L462 AbstractCegarLoop]: Abstraction has 29 states and 33 transitions. [2019-10-13 23:20:48,460 INFO L463 AbstractCegarLoop]: Interpolant automaton has 22 states. [2019-10-13 23:20:48,460 INFO L276 IsEmpty]: Start isEmpty. Operand 29 states and 33 transitions. [2019-10-13 23:20:48,461 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 43 [2019-10-13 23:20:48,461 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:48,462 INFO L380 BasicCegarLoop]: trace histogram [12, 5, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:48,665 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 4 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:48,665 INFO L410 AbstractCegarLoop]: === Iteration 6 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:48,666 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:48,666 INFO L82 PathProgramCache]: Analyzing trace with hash 1603069542, now seen corresponding path program 3 times [2019-10-13 23:20:48,666 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:48,666 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [155445068] [2019-10-13 23:20:48,667 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:48,667 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:48,667 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:20:48,755 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:48,846 INFO L134 CoverageAnalysis]: Checked inductivity of 127 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 112 trivial. 0 not checked. [2019-10-13 23:20:48,846 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [155445068] [2019-10-13 23:20:48,847 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1772727242] [2019-10-13 23:20:48,847 INFO L92 rtionOrderModulation]: Changing assertion order to TERMS_WITH_SMALL_CONSTANTS_FIRST No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 5 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 5 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:49,004 INFO L249 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2019-10-13 23:20:49,005 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2019-10-13 23:20:49,006 INFO L256 TraceCheckSpWp]: Trace formula consists of 199 conjuncts, 7 conjunts are in the unsatisfiable core [2019-10-13 23:20:49,020 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:20:49,031 INFO L134 CoverageAnalysis]: Checked inductivity of 127 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 112 trivial. 0 not checked. [2019-10-13 23:20:49,032 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:20:49,121 INFO L134 CoverageAnalysis]: Checked inductivity of 127 backedges. 0 proven. 15 refuted. 0 times theorem prover too weak. 112 trivial. 0 not checked. [2019-10-13 23:20:49,122 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [1919096668] [2019-10-13 23:20:49,124 INFO L162 IcfgInterpreter]: Started Sifa with 19 locations of interest [2019-10-13 23:20:49,124 INFO L169 IcfgInterpreter]: Building call graph [2019-10-13 23:20:49,124 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-13 23:20:49,125 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-13 23:20:49,125 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-13 23:20:49,145 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-13 23:20:50,463 INFO L199 IcfgInterpreter]: Interpreting procedure sep with input of size 1 for LOIs [2019-10-13 23:20:50,506 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-13 23:20:50,510 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-13 23:20:50,510 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-13 23:20:50,511 INFO L193 IcfgInterpreter]: Reachable states at location mainErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 243#(or (and (not (= main_~ret~1 main_~ret2~0)) (exists ((v_prenex_417 Int) (v_sep_~ret~0_BEFORE_RETURN_57 Int) (v_prenex_418 Int) (v_sep_~ret~0_BEFORE_RETURN_58 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= (mod v_prenex_417 4294967296) main_~ret5~0) (<= (mod v_prenex_417 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (= main_~ret5~0 (mod v_sep_~ret~0_BEFORE_RETURN_58 4294967296)) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (<= (mod v_sep_~ret~0_BEFORE_RETURN_58 4294967296) 2147483647)) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_57 4294967296) (- 4294967296)) main_~ret5~0) (<= 0 (+ main_~ret5~0 2147483648)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_57 4294967296) 2147483647)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (<= (mod v_prenex_418 4294967296) 2147483647)) (not (< main_~i~2 19)) (= main_~ret5~0 (+ (mod v_prenex_418 4294967296) (- 4294967296))))))) (and (not (= main_~ret~1 main_~ret5~0)) (exists ((v_prenex_417 Int) (v_sep_~ret~0_BEFORE_RETURN_57 Int) (v_prenex_418 Int) (v_sep_~ret~0_BEFORE_RETURN_58 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= (mod v_prenex_417 4294967296) main_~ret5~0) (<= (mod v_prenex_417 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (= main_~ret5~0 (mod v_sep_~ret~0_BEFORE_RETURN_58 4294967296)) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (<= (mod v_sep_~ret~0_BEFORE_RETURN_58 4294967296) 2147483647)) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_57 4294967296) (- 4294967296)) main_~ret5~0) (<= 0 (+ main_~ret5~0 2147483648)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_57 4294967296) 2147483647)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (<= (mod v_prenex_418 4294967296) 2147483647)) (not (< main_~i~2 19)) (= main_~ret5~0 (+ (mod v_prenex_418 4294967296) (- 4294967296)))))))) [2019-10-13 23:20:50,511 INFO L193 IcfgInterpreter]: Reachable states at location L26-4 satisfy 73#(and (not (< main_~i~1 20)) (<= 20 main_~i~1)) [2019-10-13 23:20:50,512 INFO L193 IcfgInterpreter]: Reachable states at location L33 satisfy 601#(or (exists ((v_sep_~ret~0_BEFORE_RETURN_53 Int) (v_prenex_389 Int) (v_sep_~ret~0_BEFORE_RETURN_54 Int) (v_prenex_390 Int)) (or (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (+ (mod v_prenex_390 4294967296) (- 4294967296)) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_prenex_390 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (mod v_prenex_389 4294967296) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_prenex_389 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_53 4294967296) (- 4294967296)) main_~ret~1) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_53 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (mod v_sep_~ret~0_BEFORE_RETURN_54 4294967296) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_54 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))))) (exists ((v_sep_~ret~0_BEFORE_RETURN_53 Int) (v_prenex_389 Int) (v_sep_~ret~0_BEFORE_RETURN_54 Int) (v_prenex_390 Int)) (or (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (mod v_prenex_389 4294967296) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_prenex_389 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (+ (mod v_prenex_390 4294967296) (- 4294967296)) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_prenex_390 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_53 4294967296) (- 4294967296)) main_~ret~1) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_53 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (mod v_sep_~ret~0_BEFORE_RETURN_54 4294967296) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_54 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648)))))) [2019-10-13 23:20:50,512 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 666#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-13 23:20:50,512 INFO L193 IcfgInterpreter]: Reachable states at location L26-3 satisfy 68#true [2019-10-13 23:20:50,512 INFO L193 IcfgInterpreter]: Reachable states at location L7-3 satisfy 657#(<= 0 sep_~i~0) [2019-10-13 23:20:50,513 INFO L193 IcfgInterpreter]: Reachable states at location sepENTRY satisfy 610#true [2019-10-13 23:20:50,513 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:50,513 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:50,514 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 671#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:50,514 INFO L193 IcfgInterpreter]: Reachable states at location L39-1 satisfy 488#true [2019-10-13 23:20:50,514 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-13 23:20:50,514 INFO L193 IcfgInterpreter]: Reachable states at location L39 satisfy 531#(and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= 19 main_~i~2) (not (< main_~i~2 19))) [2019-10-13 23:20:50,515 INFO L193 IcfgInterpreter]: Reachable states at location sepEXIT satisfy 662#(and (<= 20 sep_~i~0) (= |sep_#res| (ite (<= (mod sep_~ret~0 4294967296) 2147483647) (mod sep_~ret~0 4294967296) (+ (mod sep_~ret~0 4294967296) (- 4294967296)))) (<= 0 sep_~i~0) (not (< sep_~i~0 20))) [2019-10-13 23:20:50,515 INFO L193 IcfgInterpreter]: Reachable states at location L30 satisfy 129#(or (exists ((v_sep_~ret~0_BEFORE_RETURN_53 Int) (v_prenex_389 Int)) (or (and (not (< main_~i~1 20)) (<= (mod v_prenex_389 4294967296) 2147483647) (= (mod v_prenex_389 4294967296) |main_#t~ret6|)) (and (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_53 4294967296) 2147483647)) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_53 4294967296) (- 4294967296)) |main_#t~ret6|)))) (exists ((v_sep_~ret~0_BEFORE_RETURN_54 Int) (v_prenex_390 Int)) (or (and (not (< main_~i~1 20)) (not (<= (mod v_prenex_390 4294967296) 2147483647)) (= |main_#t~ret6| (+ (mod v_prenex_390 4294967296) (- 4294967296)))) (and (= (mod v_sep_~ret~0_BEFORE_RETURN_54 4294967296) |main_#t~ret6|) (not (< main_~i~1 20)) (<= (mod v_sep_~ret~0_BEFORE_RETURN_54 4294967296) 2147483647))))) [2019-10-13 23:20:50,515 INFO L193 IcfgInterpreter]: Reachable states at location L41 satisfy 433#true [2019-10-13 23:20:50,516 INFO L193 IcfgInterpreter]: Reachable states at location L42 satisfy 322#true [2019-10-13 23:20:50,516 INFO L193 IcfgInterpreter]: Reachable states at location L33-1 satisfy 596#true [2019-10-13 23:20:50,516 INFO L193 IcfgInterpreter]: Reachable states at location L35-3 satisfy 569#true [2019-10-13 23:20:51,049 INFO L223 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-13 23:20:51,049 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [8, 8, 8, 11] total 25 [2019-10-13 23:20:51,050 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1385319176] [2019-10-13 23:20:51,051 INFO L442 AbstractCegarLoop]: Interpolant automaton has 26 states [2019-10-13 23:20:51,051 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:20:51,051 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 26 interpolants. [2019-10-13 23:20:51,052 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=134, Invalid=516, Unknown=0, NotChecked=0, Total=650 [2019-10-13 23:20:51,052 INFO L87 Difference]: Start difference. First operand 29 states and 33 transitions. Second operand 26 states. [2019-10-13 23:20:52,230 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:20:52,231 INFO L93 Difference]: Finished difference Result 54 states and 68 transitions. [2019-10-13 23:20:52,231 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 25 states. [2019-10-13 23:20:52,231 INFO L78 Accepts]: Start accepts. Automaton has 26 states. Word has length 42 [2019-10-13 23:20:52,231 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:20:52,232 INFO L225 Difference]: With dead ends: 54 [2019-10-13 23:20:52,232 INFO L226 Difference]: Without dead ends: 36 [2019-10-13 23:20:52,233 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 156 GetRequests, 112 SyntacticMatches, 0 SemanticMatches, 44 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 552 ImplicationChecksByTransitivity, 1.5s TimeCoverageRelationStatistics Valid=369, Invalid=1701, Unknown=0, NotChecked=0, Total=2070 [2019-10-13 23:20:52,233 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 36 states. [2019-10-13 23:20:52,239 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 36 to 36. [2019-10-13 23:20:52,239 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 36 states. [2019-10-13 23:20:52,240 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 36 states to 36 states and 40 transitions. [2019-10-13 23:20:52,240 INFO L78 Accepts]: Start accepts. Automaton has 36 states and 40 transitions. Word has length 42 [2019-10-13 23:20:52,241 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:20:52,241 INFO L462 AbstractCegarLoop]: Abstraction has 36 states and 40 transitions. [2019-10-13 23:20:52,241 INFO L463 AbstractCegarLoop]: Interpolant automaton has 26 states. [2019-10-13 23:20:52,241 INFO L276 IsEmpty]: Start isEmpty. Operand 36 states and 40 transitions. [2019-10-13 23:20:52,242 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 50 [2019-10-13 23:20:52,242 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:52,243 INFO L380 BasicCegarLoop]: trace histogram [12, 12, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:52,446 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 5 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:52,447 INFO L410 AbstractCegarLoop]: === Iteration 7 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:52,447 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:52,447 INFO L82 PathProgramCache]: Analyzing trace with hash 1700782945, now seen corresponding path program 4 times [2019-10-13 23:20:52,448 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:52,448 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [573931091] [2019-10-13 23:20:52,448 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:52,448 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:52,449 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:20:52,519 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:52,651 INFO L134 CoverageAnalysis]: Checked inductivity of 190 backedges. 0 proven. 78 refuted. 0 times theorem prover too weak. 112 trivial. 0 not checked. [2019-10-13 23:20:52,651 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [573931091] [2019-10-13 23:20:52,651 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [35619149] [2019-10-13 23:20:52,652 INFO L92 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:52,824 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:52,826 INFO L256 TraceCheckSpWp]: Trace formula consists of 241 conjuncts, 14 conjunts are in the unsatisfiable core [2019-10-13 23:20:52,828 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:20:52,856 INFO L134 CoverageAnalysis]: Checked inductivity of 190 backedges. 0 proven. 78 refuted. 0 times theorem prover too weak. 112 trivial. 0 not checked. [2019-10-13 23:20:52,856 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:20:53,094 INFO L134 CoverageAnalysis]: Checked inductivity of 190 backedges. 0 proven. 78 refuted. 0 times theorem prover too weak. 112 trivial. 0 not checked. [2019-10-13 23:20:53,095 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [957977372] [2019-10-13 23:20:53,098 INFO L162 IcfgInterpreter]: Started Sifa with 19 locations of interest [2019-10-13 23:20:53,098 INFO L169 IcfgInterpreter]: Building call graph [2019-10-13 23:20:53,099 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-13 23:20:53,100 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-13 23:20:53,100 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-13 23:20:53,118 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-13 23:20:54,419 INFO L199 IcfgInterpreter]: Interpreting procedure sep with input of size 1 for LOIs [2019-10-13 23:20:54,453 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-13 23:20:54,456 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-13 23:20:54,456 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-13 23:20:54,457 INFO L193 IcfgInterpreter]: Reachable states at location mainErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 243#(or (and (not (= main_~ret~1 main_~ret2~0)) (exists ((v_prenex_611 Int) (v_prenex_612 Int) (v_sep_~ret~0_BEFORE_RETURN_84 Int) (v_sep_~ret~0_BEFORE_RETURN_83 Int)) (or (and (= (+ (mod v_prenex_612 4294967296) (- 4294967296)) main_~ret5~0) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (not (<= (mod v_prenex_612 4294967296) 2147483647))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_prenex_611 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (= main_~ret5~0 (mod v_prenex_611 4294967296))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= (mod v_sep_~ret~0_BEFORE_RETURN_84 4294967296) 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (mod v_sep_~ret~0_BEFORE_RETURN_84 4294967296) main_~ret5~0) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (= main_~ret5~0 (+ (mod v_sep_~ret~0_BEFORE_RETURN_83 4294967296) (- 4294967296))) (<= 0 (+ main_~ret5~0 2147483648)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_83 4294967296) 2147483647)) (not (< main_~i~2 19)))))) (and (exists ((v_prenex_611 Int) (v_prenex_612 Int) (v_sep_~ret~0_BEFORE_RETURN_84 Int) (v_sep_~ret~0_BEFORE_RETURN_83 Int)) (or (and (= (+ (mod v_prenex_612 4294967296) (- 4294967296)) main_~ret5~0) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (not (<= (mod v_prenex_612 4294967296) 2147483647))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_prenex_611 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (= main_~ret5~0 (mod v_prenex_611 4294967296))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= (mod v_sep_~ret~0_BEFORE_RETURN_84 4294967296) 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (mod v_sep_~ret~0_BEFORE_RETURN_84 4294967296) main_~ret5~0) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (= main_~ret5~0 (+ (mod v_sep_~ret~0_BEFORE_RETURN_83 4294967296) (- 4294967296))) (<= 0 (+ main_~ret5~0 2147483648)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_83 4294967296) 2147483647)) (not (< main_~i~2 19))))) (not (= main_~ret~1 main_~ret5~0)))) [2019-10-13 23:20:54,457 INFO L193 IcfgInterpreter]: Reachable states at location L26-4 satisfy 73#(and (not (< main_~i~1 20)) (<= 20 main_~i~1)) [2019-10-13 23:20:54,457 INFO L193 IcfgInterpreter]: Reachable states at location L33 satisfy 601#(or (exists ((v_prenex_583 Int) (v_prenex_584 Int) (v_sep_~ret~0_BEFORE_RETURN_80 Int) (v_sep_~ret~0_BEFORE_RETURN_79 Int)) (or (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (mod v_prenex_584 4294967296) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_prenex_584 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_80 4294967296) (- 4294967296)) main_~ret~1) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_80 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (+ (mod v_prenex_583 4294967296) (- 4294967296)) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_prenex_583 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= (mod v_sep_~ret~0_BEFORE_RETURN_79 4294967296) main_~ret~1) (<= (mod v_sep_~ret~0_BEFORE_RETURN_79 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))))) (exists ((v_prenex_583 Int) (v_prenex_584 Int) (v_sep_~ret~0_BEFORE_RETURN_80 Int) (v_sep_~ret~0_BEFORE_RETURN_79 Int)) (or (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_79 4294967296) 2147483647) (= (mod v_sep_~ret~0_BEFORE_RETURN_79 4294967296) main_~ret~1) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (mod v_prenex_584 4294967296) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_prenex_584 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_80 4294967296) (- 4294967296)) main_~ret~1) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_80 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= (+ (mod v_prenex_583 4294967296) (- 4294967296)) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_prenex_583 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648)))))) [2019-10-13 23:20:54,457 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 666#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-13 23:20:54,458 INFO L193 IcfgInterpreter]: Reachable states at location L26-3 satisfy 68#true [2019-10-13 23:20:54,458 INFO L193 IcfgInterpreter]: Reachable states at location L7-3 satisfy 657#(<= 0 sep_~i~0) [2019-10-13 23:20:54,458 INFO L193 IcfgInterpreter]: Reachable states at location sepENTRY satisfy 610#true [2019-10-13 23:20:54,458 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:54,458 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:54,459 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 671#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:54,459 INFO L193 IcfgInterpreter]: Reachable states at location L39-1 satisfy 488#true [2019-10-13 23:20:54,459 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-13 23:20:54,459 INFO L193 IcfgInterpreter]: Reachable states at location L39 satisfy 531#(and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= 19 main_~i~2) (not (< main_~i~2 19))) [2019-10-13 23:20:54,459 INFO L193 IcfgInterpreter]: Reachable states at location sepEXIT satisfy 662#(and (<= 20 sep_~i~0) (= |sep_#res| (ite (<= (mod sep_~ret~0 4294967296) 2147483647) (mod sep_~ret~0 4294967296) (+ (mod sep_~ret~0 4294967296) (- 4294967296)))) (<= 0 sep_~i~0) (not (< sep_~i~0 20))) [2019-10-13 23:20:54,460 INFO L193 IcfgInterpreter]: Reachable states at location L30 satisfy 129#(or (exists ((v_prenex_584 Int) (v_sep_~ret~0_BEFORE_RETURN_80 Int)) (or (and (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_80 4294967296) (- 4294967296)) |main_#t~ret6|) (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_80 4294967296) 2147483647))) (and (not (< main_~i~1 20)) (= (mod v_prenex_584 4294967296) |main_#t~ret6|) (<= (mod v_prenex_584 4294967296) 2147483647)))) (exists ((v_prenex_583 Int) (v_sep_~ret~0_BEFORE_RETURN_79 Int)) (or (and (= (+ (mod v_prenex_583 4294967296) (- 4294967296)) |main_#t~ret6|) (not (< main_~i~1 20)) (not (<= (mod v_prenex_583 4294967296) 2147483647))) (and (not (< main_~i~1 20)) (= (mod v_sep_~ret~0_BEFORE_RETURN_79 4294967296) |main_#t~ret6|) (<= (mod v_sep_~ret~0_BEFORE_RETURN_79 4294967296) 2147483647))))) [2019-10-13 23:20:54,460 INFO L193 IcfgInterpreter]: Reachable states at location L41 satisfy 433#true [2019-10-13 23:20:54,460 INFO L193 IcfgInterpreter]: Reachable states at location L42 satisfy 322#true [2019-10-13 23:20:54,460 INFO L193 IcfgInterpreter]: Reachable states at location L33-1 satisfy 596#true [2019-10-13 23:20:54,461 INFO L193 IcfgInterpreter]: Reachable states at location L35-3 satisfy 569#true [2019-10-13 23:20:54,911 INFO L223 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-13 23:20:54,911 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [15, 15, 15, 11] total 33 [2019-10-13 23:20:54,911 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [952252797] [2019-10-13 23:20:54,912 INFO L442 AbstractCegarLoop]: Interpolant automaton has 34 states [2019-10-13 23:20:54,913 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:20:54,913 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 34 interpolants. [2019-10-13 23:20:54,914 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=282, Invalid=840, Unknown=0, NotChecked=0, Total=1122 [2019-10-13 23:20:54,914 INFO L87 Difference]: Start difference. First operand 36 states and 40 transitions. Second operand 34 states. [2019-10-13 23:20:56,269 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:20:56,270 INFO L93 Difference]: Finished difference Result 62 states and 77 transitions. [2019-10-13 23:20:56,270 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 33 states. [2019-10-13 23:20:56,270 INFO L78 Accepts]: Start accepts. Automaton has 34 states. Word has length 49 [2019-10-13 23:20:56,270 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:20:56,271 INFO L225 Difference]: With dead ends: 62 [2019-10-13 23:20:56,271 INFO L226 Difference]: Without dead ends: 44 [2019-10-13 23:20:56,274 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 192 GetRequests, 126 SyntacticMatches, 6 SemanticMatches, 60 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 977 ImplicationChecksByTransitivity, 1.7s TimeCoverageRelationStatistics Valid=797, Invalid=2985, Unknown=0, NotChecked=0, Total=3782 [2019-10-13 23:20:56,275 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 44 states. [2019-10-13 23:20:56,281 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 44 to 44. [2019-10-13 23:20:56,282 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 44 states. [2019-10-13 23:20:56,282 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 44 states to 44 states and 48 transitions. [2019-10-13 23:20:56,283 INFO L78 Accepts]: Start accepts. Automaton has 44 states and 48 transitions. Word has length 49 [2019-10-13 23:20:56,283 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:20:56,283 INFO L462 AbstractCegarLoop]: Abstraction has 44 states and 48 transitions. [2019-10-13 23:20:56,283 INFO L463 AbstractCegarLoop]: Interpolant automaton has 34 states. [2019-10-13 23:20:56,283 INFO L276 IsEmpty]: Start isEmpty. Operand 44 states and 48 transitions. [2019-10-13 23:20:56,285 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 58 [2019-10-13 23:20:56,285 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:56,285 INFO L380 BasicCegarLoop]: trace histogram [20, 12, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:56,488 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 6 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:56,489 INFO L410 AbstractCegarLoop]: === Iteration 8 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:56,490 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:56,490 INFO L82 PathProgramCache]: Analyzing trace with hash 582890977, now seen corresponding path program 5 times [2019-10-13 23:20:56,490 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:56,491 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [632149726] [2019-10-13 23:20:56,491 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:56,491 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:56,491 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:20:56,602 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:20:56,672 INFO L134 CoverageAnalysis]: Checked inductivity of 322 backedges. 52 proven. 10 refuted. 0 times theorem prover too weak. 260 trivial. 0 not checked. [2019-10-13 23:20:56,672 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [632149726] [2019-10-13 23:20:56,672 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [366357918] [2019-10-13 23:20:56,673 INFO L92 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2 No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 7 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 7 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:56,875 INFO L249 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 3 check-sat command(s) [2019-10-13 23:20:56,875 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2019-10-13 23:20:56,876 INFO L256 TraceCheckSpWp]: Trace formula consists of 143 conjuncts, 6 conjunts are in the unsatisfiable core [2019-10-13 23:20:56,891 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:20:56,906 INFO L134 CoverageAnalysis]: Checked inductivity of 322 backedges. 52 proven. 10 refuted. 0 times theorem prover too weak. 260 trivial. 0 not checked. [2019-10-13 23:20:56,906 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:20:56,983 INFO L134 CoverageAnalysis]: Checked inductivity of 322 backedges. 52 proven. 10 refuted. 0 times theorem prover too weak. 260 trivial. 0 not checked. [2019-10-13 23:20:56,983 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [963443725] [2019-10-13 23:20:56,985 INFO L162 IcfgInterpreter]: Started Sifa with 19 locations of interest [2019-10-13 23:20:56,985 INFO L169 IcfgInterpreter]: Building call graph [2019-10-13 23:20:56,985 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-13 23:20:56,986 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-13 23:20:56,986 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-13 23:20:57,002 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-13 23:20:58,321 INFO L199 IcfgInterpreter]: Interpreting procedure sep with input of size 1 for LOIs [2019-10-13 23:20:58,356 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-13 23:20:58,359 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-13 23:20:58,359 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-13 23:20:58,359 INFO L193 IcfgInterpreter]: Reachable states at location mainErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 243#(or (and (exists ((v_sep_~ret~0_BEFORE_RETURN_110 Int) (v_prenex_806 Int) (v_prenex_805 Int) (v_sep_~ret~0_BEFORE_RETURN_109 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= main_~ret5~0 (mod v_prenex_806 4294967296)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (<= (mod v_prenex_806 4294967296) 2147483647) (not (< main_~i~2 19))) (and (= main_~ret5~0 (mod v_prenex_805 4294967296)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (<= (mod v_prenex_805 4294967296) 2147483647)) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_110 4294967296) 2147483647)) (= main_~ret5~0 (+ (mod v_sep_~ret~0_BEFORE_RETURN_110 4294967296) (- 4294967296))) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_109 4294967296) (- 4294967296)) main_~ret5~0) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_109 4294967296) 2147483647)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))))) (not (= main_~ret~1 main_~ret5~0))) (and (not (= main_~ret~1 main_~ret2~0)) (exists ((v_sep_~ret~0_BEFORE_RETURN_110 Int) (v_prenex_806 Int) (v_prenex_805 Int) (v_sep_~ret~0_BEFORE_RETURN_109 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= main_~ret5~0 (mod v_prenex_806 4294967296)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (<= (mod v_prenex_806 4294967296) 2147483647) (not (< main_~i~2 19))) (and (= main_~ret5~0 (mod v_prenex_805 4294967296)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (<= (mod v_prenex_805 4294967296) 2147483647)) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_110 4294967296) 2147483647)) (= main_~ret5~0 (+ (mod v_sep_~ret~0_BEFORE_RETURN_110 4294967296) (- 4294967296))) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_109 4294967296) (- 4294967296)) main_~ret5~0) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_109 4294967296) 2147483647)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))))))) [2019-10-13 23:20:58,359 INFO L193 IcfgInterpreter]: Reachable states at location L26-4 satisfy 73#(and (not (< main_~i~1 20)) (<= 20 main_~i~1)) [2019-10-13 23:20:58,360 INFO L193 IcfgInterpreter]: Reachable states at location L33 satisfy 601#(exists ((v_prenex_777 Int) (v_sep_~ret~0_BEFORE_RETURN_105 Int) (v_sep_~ret~0_BEFORE_RETURN_106 Int) (v_prenex_778 Int)) (or (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (<= (mod v_sep_~ret~0_BEFORE_RETURN_105 4294967296) 2147483647) (= main_~ret~1 (mod v_sep_~ret~0_BEFORE_RETURN_105 4294967296)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (not (<= (mod v_prenex_777 4294967296) 2147483647)) (<= main_~ret~1 2147483647) (= main_~ret~1 (+ (mod v_prenex_777 4294967296) (- 4294967296))) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= 0 (+ main_~ret~1 2147483648))) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_106 4294967296) 2147483647)) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= main_~ret~1 (+ (mod v_sep_~ret~0_BEFORE_RETURN_106 4294967296) (- 4294967296))) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= main_~ret~1 (mod v_prenex_778 4294967296)) (<= (mod v_prenex_778 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))))) [2019-10-13 23:20:58,360 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 666#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-13 23:20:58,360 INFO L193 IcfgInterpreter]: Reachable states at location L26-3 satisfy 68#true [2019-10-13 23:20:58,360 INFO L193 IcfgInterpreter]: Reachable states at location L7-3 satisfy 657#(<= 0 sep_~i~0) [2019-10-13 23:20:58,360 INFO L193 IcfgInterpreter]: Reachable states at location sepENTRY satisfy 610#true [2019-10-13 23:20:58,361 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:58,361 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0) (= 0 (select |old(#valid)| 0))) [2019-10-13 23:20:58,361 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 671#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:20:58,361 INFO L193 IcfgInterpreter]: Reachable states at location L39-1 satisfy 488#true [2019-10-13 23:20:58,361 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-13 23:20:58,362 INFO L193 IcfgInterpreter]: Reachable states at location L39 satisfy 531#(and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= 19 main_~i~2) (not (< main_~i~2 19))) [2019-10-13 23:20:58,362 INFO L193 IcfgInterpreter]: Reachable states at location sepEXIT satisfy 662#(and (<= 20 sep_~i~0) (= |sep_#res| (ite (<= (mod sep_~ret~0 4294967296) 2147483647) (mod sep_~ret~0 4294967296) (+ (mod sep_~ret~0 4294967296) (- 4294967296)))) (<= 0 sep_~i~0) (not (< sep_~i~0 20))) [2019-10-13 23:20:58,362 INFO L193 IcfgInterpreter]: Reachable states at location L30 satisfy 129#(or (exists ((v_sep_~ret~0_BEFORE_RETURN_106 Int) (v_prenex_778 Int)) (or (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_106 4294967296) 2147483647)) (not (< main_~i~1 20)) (= |main_#t~ret6| (+ (mod v_sep_~ret~0_BEFORE_RETURN_106 4294967296) (- 4294967296)))) (and (not (< main_~i~1 20)) (= |main_#t~ret6| (mod v_prenex_778 4294967296)) (<= (mod v_prenex_778 4294967296) 2147483647)))) (exists ((v_prenex_777 Int) (v_sep_~ret~0_BEFORE_RETURN_105 Int)) (or (and (not (< main_~i~1 20)) (not (<= (mod v_prenex_777 4294967296) 2147483647)) (= (+ (mod v_prenex_777 4294967296) (- 4294967296)) |main_#t~ret6|)) (and (not (< main_~i~1 20)) (<= (mod v_sep_~ret~0_BEFORE_RETURN_105 4294967296) 2147483647) (= |main_#t~ret6| (mod v_sep_~ret~0_BEFORE_RETURN_105 4294967296)))))) [2019-10-13 23:20:58,362 INFO L193 IcfgInterpreter]: Reachable states at location L41 satisfy 433#true [2019-10-13 23:20:58,362 INFO L193 IcfgInterpreter]: Reachable states at location L42 satisfy 322#true [2019-10-13 23:20:58,363 INFO L193 IcfgInterpreter]: Reachable states at location L33-1 satisfy 596#true [2019-10-13 23:20:58,363 INFO L193 IcfgInterpreter]: Reachable states at location L35-3 satisfy 569#true [2019-10-13 23:20:58,715 INFO L223 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-13 23:20:58,716 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7, 11] total 23 [2019-10-13 23:20:58,716 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [138080888] [2019-10-13 23:20:58,717 INFO L442 AbstractCegarLoop]: Interpolant automaton has 24 states [2019-10-13 23:20:58,717 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:20:58,717 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 24 interpolants. [2019-10-13 23:20:58,718 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=108, Invalid=444, Unknown=0, NotChecked=0, Total=552 [2019-10-13 23:20:58,718 INFO L87 Difference]: Start difference. First operand 44 states and 48 transitions. Second operand 24 states. [2019-10-13 23:20:59,731 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:20:59,731 INFO L93 Difference]: Finished difference Result 67 states and 82 transitions. [2019-10-13 23:20:59,731 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 23 states. [2019-10-13 23:20:59,731 INFO L78 Accepts]: Start accepts. Automaton has 24 states. Word has length 57 [2019-10-13 23:20:59,731 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:20:59,732 INFO L225 Difference]: With dead ends: 67 [2019-10-13 23:20:59,732 INFO L226 Difference]: Without dead ends: 50 [2019-10-13 23:20:59,734 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 195 GetRequests, 155 SyntacticMatches, 0 SemanticMatches, 40 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 428 ImplicationChecksByTransitivity, 1.1s TimeCoverageRelationStatistics Valid=353, Invalid=1369, Unknown=0, NotChecked=0, Total=1722 [2019-10-13 23:20:59,734 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 50 states. [2019-10-13 23:20:59,741 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 50 to 50. [2019-10-13 23:20:59,741 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 50 states. [2019-10-13 23:20:59,742 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 50 states to 50 states and 54 transitions. [2019-10-13 23:20:59,742 INFO L78 Accepts]: Start accepts. Automaton has 50 states and 54 transitions. Word has length 57 [2019-10-13 23:20:59,742 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:20:59,742 INFO L462 AbstractCegarLoop]: Abstraction has 50 states and 54 transitions. [2019-10-13 23:20:59,742 INFO L463 AbstractCegarLoop]: Interpolant automaton has 24 states. [2019-10-13 23:20:59,742 INFO L276 IsEmpty]: Start isEmpty. Operand 50 states and 54 transitions. [2019-10-13 23:20:59,744 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 76 [2019-10-13 23:20:59,744 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:20:59,744 INFO L380 BasicCegarLoop]: trace histogram [30, 20, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:20:59,946 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 7 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:20:59,947 INFO L410 AbstractCegarLoop]: === Iteration 9 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:20:59,947 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:20:59,948 INFO L82 PathProgramCache]: Analyzing trace with hash -971041183, now seen corresponding path program 6 times [2019-10-13 23:20:59,948 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:20:59,948 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1128120324] [2019-10-13 23:20:59,948 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:59,949 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:20:59,949 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:21:00,029 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:21:00,258 INFO L134 CoverageAnalysis]: Checked inductivity of 745 backedges. 244 proven. 55 refuted. 0 times theorem prover too weak. 446 trivial. 0 not checked. [2019-10-13 23:21:00,258 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1128120324] [2019-10-13 23:21:00,258 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [1328440324] [2019-10-13 23:21:00,258 INFO L92 rtionOrderModulation]: Changing assertion order to TERMS_WITH_SMALL_CONSTANTS_FIRST No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:21:00,496 INFO L249 tOrderPrioritization]: Assert order TERMS_WITH_SMALL_CONSTANTS_FIRST issued 0 check-sat command(s) [2019-10-13 23:21:00,496 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2019-10-13 23:21:00,499 INFO L256 TraceCheckSpWp]: Trace formula consists of 361 conjuncts, 12 conjunts are in the unsatisfiable core [2019-10-13 23:21:00,506 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:21:00,525 INFO L134 CoverageAnalysis]: Checked inductivity of 745 backedges. 244 proven. 55 refuted. 0 times theorem prover too weak. 446 trivial. 0 not checked. [2019-10-13 23:21:00,525 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:21:00,732 INFO L134 CoverageAnalysis]: Checked inductivity of 745 backedges. 0 proven. 299 refuted. 0 times theorem prover too weak. 446 trivial. 0 not checked. [2019-10-13 23:21:00,732 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [2035116466] [2019-10-13 23:21:00,737 INFO L162 IcfgInterpreter]: Started Sifa with 19 locations of interest [2019-10-13 23:21:00,737 INFO L169 IcfgInterpreter]: Building call graph [2019-10-13 23:21:00,737 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-13 23:21:00,738 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-13 23:21:00,738 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-13 23:21:00,753 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-13 23:21:02,078 INFO L199 IcfgInterpreter]: Interpreting procedure sep with input of size 1 for LOIs [2019-10-13 23:21:02,112 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-13 23:21:02,116 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-13 23:21:02,116 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-13 23:21:02,117 INFO L193 IcfgInterpreter]: Reachable states at location mainErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 243#(or (and (exists ((v_sep_~ret~0_BEFORE_RETURN_135 Int) (v_sep_~ret~0_BEFORE_RETURN_136 Int) (v_prenex_1000 Int) (v_prenex_999 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_prenex_1000 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (mod v_prenex_1000 4294967296) main_~ret5~0) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (not (<= (mod v_prenex_999 4294967296) 2147483647)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (= (+ (mod v_prenex_999 4294967296) (- 4294967296)) main_~ret5~0)) (and (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_136 4294967296) (- 4294967296)) main_~ret5~0) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_136 4294967296) 2147483647)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_135 4294967296) 2147483647) (= main_~ret5~0 (mod v_sep_~ret~0_BEFORE_RETURN_135 4294967296)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))))) (not (= main_~ret~1 main_~ret5~0))) (and (not (= main_~ret~1 main_~ret2~0)) (exists ((v_sep_~ret~0_BEFORE_RETURN_135 Int) (v_sep_~ret~0_BEFORE_RETURN_136 Int) (v_prenex_1000 Int) (v_prenex_999 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_prenex_1000 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (mod v_prenex_1000 4294967296) main_~ret5~0) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (not (<= (mod v_prenex_999 4294967296) 2147483647)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (= (+ (mod v_prenex_999 4294967296) (- 4294967296)) main_~ret5~0)) (and (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_136 4294967296) (- 4294967296)) main_~ret5~0) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_136 4294967296) 2147483647)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_135 4294967296) 2147483647) (= main_~ret5~0 (mod v_sep_~ret~0_BEFORE_RETURN_135 4294967296)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))))))) [2019-10-13 23:21:02,117 INFO L193 IcfgInterpreter]: Reachable states at location L26-4 satisfy 73#(and (not (< main_~i~1 20)) (<= 20 main_~i~1)) [2019-10-13 23:21:02,118 INFO L193 IcfgInterpreter]: Reachable states at location L33 satisfy 601#(exists ((v_sep_~ret~0_BEFORE_RETURN_131 Int) (v_sep_~ret~0_BEFORE_RETURN_132 Int) (v_prenex_972 Int) (v_prenex_971 Int)) (or (and (= main_~ret~1 (mod v_sep_~ret~0_BEFORE_RETURN_131 4294967296)) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_131 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (not (<= (mod v_prenex_971 4294967296) 2147483647)) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~ret~1 (+ (mod v_prenex_971 4294967296) (- 4294967296))) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_132 4294967296) 2147483647)) (<= main_~ret~1 2147483647) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_132 4294967296) (- 4294967296)) main_~ret~1) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= 0 (+ main_~ret~1 2147483648))) (and (= main_~ret~1 (mod v_prenex_972 4294967296)) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_prenex_972 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))))) [2019-10-13 23:21:02,118 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 666#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-13 23:21:02,118 INFO L193 IcfgInterpreter]: Reachable states at location L26-3 satisfy 68#true [2019-10-13 23:21:02,118 INFO L193 IcfgInterpreter]: Reachable states at location L7-3 satisfy 657#(<= 0 sep_~i~0) [2019-10-13 23:21:02,119 INFO L193 IcfgInterpreter]: Reachable states at location sepENTRY satisfy 610#true [2019-10-13 23:21:02,119 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:02,119 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:02,119 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 671#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:02,120 INFO L193 IcfgInterpreter]: Reachable states at location L39-1 satisfy 488#true [2019-10-13 23:21:02,120 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-13 23:21:02,120 INFO L193 IcfgInterpreter]: Reachable states at location L39 satisfy 531#(and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= 19 main_~i~2) (not (< main_~i~2 19))) [2019-10-13 23:21:02,121 INFO L193 IcfgInterpreter]: Reachable states at location sepEXIT satisfy 662#(and (<= 20 sep_~i~0) (= |sep_#res| (ite (<= (mod sep_~ret~0 4294967296) 2147483647) (mod sep_~ret~0 4294967296) (+ (mod sep_~ret~0 4294967296) (- 4294967296)))) (<= 0 sep_~i~0) (not (< sep_~i~0 20))) [2019-10-13 23:21:02,121 INFO L193 IcfgInterpreter]: Reachable states at location L30 satisfy 129#(or (exists ((v_sep_~ret~0_BEFORE_RETURN_132 Int) (v_prenex_972 Int)) (or (and (= (mod v_prenex_972 4294967296) |main_#t~ret6|) (not (< main_~i~1 20)) (<= (mod v_prenex_972 4294967296) 2147483647)) (and (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_132 4294967296) 2147483647)) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_132 4294967296) (- 4294967296)) |main_#t~ret6|)))) (exists ((v_sep_~ret~0_BEFORE_RETURN_131 Int) (v_prenex_971 Int)) (or (and (not (<= (mod v_prenex_971 4294967296) 2147483647)) (not (< main_~i~1 20)) (= (+ (mod v_prenex_971 4294967296) (- 4294967296)) |main_#t~ret6|)) (and (= |main_#t~ret6| (mod v_sep_~ret~0_BEFORE_RETURN_131 4294967296)) (not (< main_~i~1 20)) (<= (mod v_sep_~ret~0_BEFORE_RETURN_131 4294967296) 2147483647))))) [2019-10-13 23:21:02,121 INFO L193 IcfgInterpreter]: Reachable states at location L41 satisfy 433#true [2019-10-13 23:21:02,121 INFO L193 IcfgInterpreter]: Reachable states at location L42 satisfy 322#true [2019-10-13 23:21:02,121 INFO L193 IcfgInterpreter]: Reachable states at location L33-1 satisfy 596#true [2019-10-13 23:21:02,122 INFO L193 IcfgInterpreter]: Reachable states at location L35-3 satisfy 569#true [2019-10-13 23:21:02,555 INFO L223 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-13 23:21:02,555 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [13, 13, 13, 11] total 33 [2019-10-13 23:21:02,555 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1208830957] [2019-10-13 23:21:02,556 INFO L442 AbstractCegarLoop]: Interpolant automaton has 34 states [2019-10-13 23:21:02,557 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:21:02,557 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 34 interpolants. [2019-10-13 23:21:02,557 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=283, Invalid=839, Unknown=0, NotChecked=0, Total=1122 [2019-10-13 23:21:02,558 INFO L87 Difference]: Start difference. First operand 50 states and 54 transitions. Second operand 34 states. [2019-10-13 23:21:04,277 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:21:04,277 INFO L93 Difference]: Finished difference Result 83 states and 102 transitions. [2019-10-13 23:21:04,277 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 33 states. [2019-10-13 23:21:04,278 INFO L78 Accepts]: Start accepts. Automaton has 34 states. Word has length 75 [2019-10-13 23:21:04,278 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:21:04,279 INFO L225 Difference]: With dead ends: 83 [2019-10-13 23:21:04,279 INFO L226 Difference]: Without dead ends: 60 [2019-10-13 23:21:04,281 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 265 GetRequests, 203 SyntacticMatches, 2 SemanticMatches, 60 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 924 ImplicationChecksByTransitivity, 2.2s TimeCoverageRelationStatistics Valid=918, Invalid=2864, Unknown=0, NotChecked=0, Total=3782 [2019-10-13 23:21:04,281 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 60 states. [2019-10-13 23:21:04,289 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 60 to 60. [2019-10-13 23:21:04,289 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 60 states. [2019-10-13 23:21:04,290 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 60 states to 60 states and 64 transitions. [2019-10-13 23:21:04,290 INFO L78 Accepts]: Start accepts. Automaton has 60 states and 64 transitions. Word has length 75 [2019-10-13 23:21:04,291 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:21:04,291 INFO L462 AbstractCegarLoop]: Abstraction has 60 states and 64 transitions. [2019-10-13 23:21:04,291 INFO L463 AbstractCegarLoop]: Interpolant automaton has 34 states. [2019-10-13 23:21:04,291 INFO L276 IsEmpty]: Start isEmpty. Operand 60 states and 64 transitions. [2019-10-13 23:21:04,292 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 106 [2019-10-13 23:21:04,293 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:21:04,293 INFO L380 BasicCegarLoop]: trace histogram [60, 20, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:21:04,507 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 8 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:21:04,507 INFO L410 AbstractCegarLoop]: === Iteration 10 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:21:04,507 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:21:04,508 INFO L82 PathProgramCache]: Analyzing trace with hash -1274945055, now seen corresponding path program 7 times [2019-10-13 23:21:04,508 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:21:04,508 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [496947266] [2019-10-13 23:21:04,508 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:21:04,508 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:21:04,508 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:21:04,646 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:21:04,736 INFO L134 CoverageAnalysis]: Checked inductivity of 2170 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2169 trivial. 0 not checked. [2019-10-13 23:21:04,736 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [496947266] [2019-10-13 23:21:04,737 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [240777284] [2019-10-13 23:21:04,737 INFO L92 rtionOrderModulation]: Changing assertion order to NOT_INCREMENTALLY No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 9 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 9 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:21:05,075 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:21:05,078 INFO L256 TraceCheckSpWp]: Trace formula consists of 481 conjuncts, 3 conjunts are in the unsatisfiable core [2019-10-13 23:21:05,081 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:21:05,098 INFO L134 CoverageAnalysis]: Checked inductivity of 2170 backedges. 886 proven. 1 refuted. 0 times theorem prover too weak. 1283 trivial. 0 not checked. [2019-10-13 23:21:05,098 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:21:05,134 INFO L134 CoverageAnalysis]: Checked inductivity of 2170 backedges. 0 proven. 1 refuted. 0 times theorem prover too weak. 2169 trivial. 0 not checked. [2019-10-13 23:21:05,135 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [1456303430] [2019-10-13 23:21:05,138 INFO L162 IcfgInterpreter]: Started Sifa with 19 locations of interest [2019-10-13 23:21:05,138 INFO L169 IcfgInterpreter]: Building call graph [2019-10-13 23:21:05,138 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-13 23:21:05,139 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-13 23:21:05,139 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-13 23:21:05,155 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-13 23:21:06,638 INFO L199 IcfgInterpreter]: Interpreting procedure sep with input of size 1 for LOIs [2019-10-13 23:21:06,667 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-13 23:21:06,670 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-13 23:21:06,670 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-13 23:21:06,671 INFO L193 IcfgInterpreter]: Reachable states at location mainErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 243#(or (and (exists ((v_prenex_1194 Int) (v_sep_~ret~0_BEFORE_RETURN_161 Int) (v_prenex_1193 Int) (v_sep_~ret~0_BEFORE_RETURN_162 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_161 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= main_~ret5~0 (mod v_sep_~ret~0_BEFORE_RETURN_161 4294967296)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= main_~ret5~0 (+ (mod v_sep_~ret~0_BEFORE_RETURN_162 4294967296) (- 4294967296))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_162 4294967296) 2147483647)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_prenex_1194 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= main_~ret5~0 (mod v_prenex_1194 4294967296)) (not (< main_~i~2 19))) (and (not (<= (mod v_prenex_1193 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (= (+ (mod v_prenex_1193 4294967296) (- 4294967296)) main_~ret5~0)))) (not (= main_~ret~1 main_~ret5~0))) (and (not (= main_~ret~1 main_~ret2~0)) (exists ((v_prenex_1194 Int) (v_sep_~ret~0_BEFORE_RETURN_161 Int) (v_prenex_1193 Int) (v_sep_~ret~0_BEFORE_RETURN_162 Int)) (or (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_sep_~ret~0_BEFORE_RETURN_161 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= main_~ret5~0 (mod v_sep_~ret~0_BEFORE_RETURN_161 4294967296)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= main_~ret5~0 (+ (mod v_sep_~ret~0_BEFORE_RETURN_162 4294967296) (- 4294967296))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_162 4294967296) 2147483647)) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= (mod v_prenex_1194 4294967296) 2147483647) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= main_~ret5~0 (mod v_prenex_1194 4294967296)) (not (< main_~i~2 19))) (and (not (<= (mod v_prenex_1193 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19)) (= (+ (mod v_prenex_1193 4294967296) (- 4294967296)) main_~ret5~0)))))) [2019-10-13 23:21:06,671 INFO L193 IcfgInterpreter]: Reachable states at location L26-4 satisfy 73#(and (not (< main_~i~1 20)) (<= 20 main_~i~1)) [2019-10-13 23:21:06,671 INFO L193 IcfgInterpreter]: Reachable states at location L33 satisfy 601#(exists ((v_sep_~ret~0_BEFORE_RETURN_157 Int) (v_sep_~ret~0_BEFORE_RETURN_158 Int) (v_prenex_1166 Int) (v_prenex_1165 Int)) (or (and (not (< main_~i~1 20)) (= (+ (mod v_prenex_1165 4294967296) (- 4294967296)) main_~ret~1) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_prenex_1165 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_158 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_158 4294967296) (- 4294967296)) main_~ret~1) (<= 0 (+ main_~ret~1 2147483648))) (and (<= (mod v_sep_~ret~0_BEFORE_RETURN_157 4294967296) 2147483647) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= (mod v_sep_~ret~0_BEFORE_RETURN_157 4294967296) main_~ret~1) (<= 0 (+ main_~ret~1 2147483648))) (and (= main_~ret~1 (mod v_prenex_1166 4294967296)) (not (< main_~i~1 20)) (<= (mod v_prenex_1166 4294967296) 2147483647) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= 0 (+ main_~ret~1 2147483648))))) [2019-10-13 23:21:06,671 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 666#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-13 23:21:06,671 INFO L193 IcfgInterpreter]: Reachable states at location L26-3 satisfy 68#true [2019-10-13 23:21:06,672 INFO L193 IcfgInterpreter]: Reachable states at location L7-3 satisfy 657#(<= 0 sep_~i~0) [2019-10-13 23:21:06,672 INFO L193 IcfgInterpreter]: Reachable states at location sepENTRY satisfy 610#true [2019-10-13 23:21:06,672 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:06,672 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:06,672 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 671#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:06,672 INFO L193 IcfgInterpreter]: Reachable states at location L39-1 satisfy 488#true [2019-10-13 23:21:06,673 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-13 23:21:06,673 INFO L193 IcfgInterpreter]: Reachable states at location L39 satisfy 531#(and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= 19 main_~i~2) (not (< main_~i~2 19))) [2019-10-13 23:21:06,673 INFO L193 IcfgInterpreter]: Reachable states at location sepEXIT satisfy 662#(and (<= 20 sep_~i~0) (= |sep_#res| (ite (<= (mod sep_~ret~0 4294967296) 2147483647) (mod sep_~ret~0 4294967296) (+ (mod sep_~ret~0 4294967296) (- 4294967296)))) (<= 0 sep_~i~0) (not (< sep_~i~0 20))) [2019-10-13 23:21:06,673 INFO L193 IcfgInterpreter]: Reachable states at location L30 satisfy 129#(or (exists ((v_sep_~ret~0_BEFORE_RETURN_158 Int) (v_prenex_1166 Int)) (or (and (not (< main_~i~1 20)) (<= (mod v_prenex_1166 4294967296) 2147483647) (= (mod v_prenex_1166 4294967296) |main_#t~ret6|)) (and (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_158 4294967296) 2147483647)) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_158 4294967296) (- 4294967296)) |main_#t~ret6|)))) (exists ((v_sep_~ret~0_BEFORE_RETURN_157 Int) (v_prenex_1165 Int)) (or (and (= (mod v_sep_~ret~0_BEFORE_RETURN_157 4294967296) |main_#t~ret6|) (<= (mod v_sep_~ret~0_BEFORE_RETURN_157 4294967296) 2147483647) (not (< main_~i~1 20))) (and (not (< main_~i~1 20)) (= (+ (mod v_prenex_1165 4294967296) (- 4294967296)) |main_#t~ret6|) (not (<= (mod v_prenex_1165 4294967296) 2147483647)))))) [2019-10-13 23:21:06,673 INFO L193 IcfgInterpreter]: Reachable states at location L41 satisfy 433#true [2019-10-13 23:21:06,673 INFO L193 IcfgInterpreter]: Reachable states at location L42 satisfy 322#true [2019-10-13 23:21:06,674 INFO L193 IcfgInterpreter]: Reachable states at location L33-1 satisfy 596#true [2019-10-13 23:21:06,674 INFO L193 IcfgInterpreter]: Reachable states at location L35-3 satisfy 569#true [2019-10-13 23:21:06,980 INFO L223 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-13 23:21:06,980 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [4, 4, 4, 11] total 17 [2019-10-13 23:21:06,980 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1388246885] [2019-10-13 23:21:06,981 INFO L442 AbstractCegarLoop]: Interpolant automaton has 18 states [2019-10-13 23:21:06,982 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:21:06,982 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 18 interpolants. [2019-10-13 23:21:06,982 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=50, Invalid=256, Unknown=0, NotChecked=0, Total=306 [2019-10-13 23:21:06,982 INFO L87 Difference]: Start difference. First operand 60 states and 64 transitions. Second operand 18 states. [2019-10-13 23:21:07,695 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2019-10-13 23:21:07,696 INFO L93 Difference]: Finished difference Result 91 states and 98 transitions. [2019-10-13 23:21:07,696 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 17 states. [2019-10-13 23:21:07,696 INFO L78 Accepts]: Start accepts. Automaton has 18 states. Word has length 105 [2019-10-13 23:21:07,697 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2019-10-13 23:21:07,698 INFO L225 Difference]: With dead ends: 91 [2019-10-13 23:21:07,698 INFO L226 Difference]: Without dead ends: 63 [2019-10-13 23:21:07,699 INFO L600 BasicCegarLoop]: 0 DeclaredPredicates, 331 GetRequests, 303 SyntacticMatches, 0 SemanticMatches, 28 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 186 ImplicationChecksByTransitivity, 0.7s TimeCoverageRelationStatistics Valid=141, Invalid=729, Unknown=0, NotChecked=0, Total=870 [2019-10-13 23:21:07,700 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 63 states. [2019-10-13 23:21:07,707 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 63 to 63. [2019-10-13 23:21:07,707 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 63 states. [2019-10-13 23:21:07,708 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 63 states to 63 states and 67 transitions. [2019-10-13 23:21:07,709 INFO L78 Accepts]: Start accepts. Automaton has 63 states and 67 transitions. Word has length 105 [2019-10-13 23:21:07,709 INFO L84 Accepts]: Finished accepts. word is rejected. [2019-10-13 23:21:07,709 INFO L462 AbstractCegarLoop]: Abstraction has 63 states and 67 transitions. [2019-10-13 23:21:07,709 INFO L463 AbstractCegarLoop]: Interpolant automaton has 18 states. [2019-10-13 23:21:07,709 INFO L276 IsEmpty]: Start isEmpty. Operand 63 states and 67 transitions. [2019-10-13 23:21:07,711 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 109 [2019-10-13 23:21:07,711 INFO L372 BasicCegarLoop]: Found error trace [2019-10-13 23:21:07,711 INFO L380 BasicCegarLoop]: trace histogram [60, 20, 4, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2019-10-13 23:21:07,916 WARN L499 AbstractCegarLoop]: Destroyed unattended storables created during the last iteration: 9 z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:21:07,917 INFO L410 AbstractCegarLoop]: === Iteration 11 === [mainErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2019-10-13 23:21:07,917 INFO L144 PredicateUnifier]: Initialized classic predicate unifier [2019-10-13 23:21:07,917 INFO L82 PathProgramCache]: Analyzing trace with hash -1410112048, now seen corresponding path program 8 times [2019-10-13 23:21:07,918 INFO L157 tionRefinementEngine]: Executing refinement strategy SIFA_TAIPAN [2019-10-13 23:21:07,918 INFO L342 tionRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1423336880] [2019-10-13 23:21:07,918 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:21:07,918 INFO L116 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2019-10-13 23:21:07,919 INFO L94 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2019-10-13 23:21:08,345 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2019-10-13 23:21:08,465 INFO L134 CoverageAnalysis]: Checked inductivity of 2179 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 2169 trivial. 0 not checked. [2019-10-13 23:21:08,466 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1423336880] [2019-10-13 23:21:08,466 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleZ3 [798891849] [2019-10-13 23:21:08,466 INFO L92 rtionOrderModulation]: Changing assertion order to OUTSIDE_LOOP_FIRST2 No working directory specified, using /storage/repos/ultimate/releaseScripts/default/UAutomizer-linux/z3 Starting monitored process 10 with z3 -smt2 -in SMTLIB2_COMPLIANT=true (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 10 with z3 -smt2 -in SMTLIB2_COMPLIANT=true [2019-10-13 23:21:08,762 INFO L249 tOrderPrioritization]: Assert order OUTSIDE_LOOP_FIRST2 issued 4 check-sat command(s) [2019-10-13 23:21:08,762 INFO L250 tOrderPrioritization]: Conjunction of SSA is unsat [2019-10-13 23:21:08,764 INFO L256 TraceCheckSpWp]: Trace formula consists of 183 conjuncts, 6 conjunts are in the unsatisfiable core [2019-10-13 23:21:08,768 INFO L279 TraceCheckSpWp]: Computing forward predicates... [2019-10-13 23:21:08,787 INFO L134 CoverageAnalysis]: Checked inductivity of 2179 backedges. 886 proven. 10 refuted. 0 times theorem prover too weak. 1283 trivial. 0 not checked. [2019-10-13 23:21:08,787 INFO L321 TraceCheckSpWp]: Computing backward predicates... [2019-10-13 23:21:08,851 INFO L134 CoverageAnalysis]: Checked inductivity of 2179 backedges. 0 proven. 10 refuted. 0 times theorem prover too weak. 2169 trivial. 0 not checked. [2019-10-13 23:21:08,852 INFO L342 tionRefinementEngine]: Using interpolant generator IpTcStrategyModuleSifa [35330023] [2019-10-13 23:21:08,853 INFO L162 IcfgInterpreter]: Started Sifa with 19 locations of interest [2019-10-13 23:21:08,853 INFO L169 IcfgInterpreter]: Building call graph [2019-10-13 23:21:08,854 INFO L174 IcfgInterpreter]: Initial procedures are [ULTIMATE.start] [2019-10-13 23:21:08,854 INFO L179 IcfgInterpreter]: Starting interpretation [2019-10-13 23:21:08,854 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.start with input of size 1 for LOIs [2019-10-13 23:21:08,871 INFO L199 IcfgInterpreter]: Interpreting procedure main with input of size 21 for LOIs [2019-10-13 23:21:10,216 INFO L199 IcfgInterpreter]: Interpreting procedure sep with input of size 1 for LOIs [2019-10-13 23:21:10,252 INFO L199 IcfgInterpreter]: Interpreting procedure ULTIMATE.init with input of size 10 for LOIs [2019-10-13 23:21:10,255 INFO L183 IcfgInterpreter]: Interpretation finished [2019-10-13 23:21:10,255 INFO L191 IcfgInterpreter]: Final predicates for locations of interest are: [2019-10-13 23:21:10,255 INFO L193 IcfgInterpreter]: Reachable states at location mainErr0ASSERT_VIOLATIONERROR_FUNCTION satisfy 243#(or (and (not (= main_~ret~1 main_~ret2~0)) (exists ((v_sep_~ret~0_BEFORE_RETURN_187 Int) (v_sep_~ret~0_BEFORE_RETURN_188 Int) (v_prenex_1388 Int) (v_prenex_1387 Int)) (or (and (not (<= (mod v_prenex_1387 4294967296) 2147483647)) (= main_~ret5~0 (+ (mod v_prenex_1387 4294967296) (- 4294967296))) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= (mod v_sep_~ret~0_BEFORE_RETURN_187 4294967296) main_~ret5~0) (<= (mod v_sep_~ret~0_BEFORE_RETURN_187 4294967296) 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_188 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_188 4294967296) (- 4294967296)) main_~ret5~0) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (mod v_prenex_1388 4294967296) main_~ret5~0) (not (< main_~i~2 19)) (<= (mod v_prenex_1388 4294967296) 2147483647))))) (and (exists ((v_sep_~ret~0_BEFORE_RETURN_187 Int) (v_sep_~ret~0_BEFORE_RETURN_188 Int) (v_prenex_1388 Int) (v_prenex_1387 Int)) (or (and (not (<= (mod v_prenex_1387 4294967296) 2147483647)) (= main_~ret5~0 (+ (mod v_prenex_1387 4294967296) (- 4294967296))) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= (mod v_sep_~ret~0_BEFORE_RETURN_187 4294967296) main_~ret5~0) (<= (mod v_sep_~ret~0_BEFORE_RETURN_187 4294967296) 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_188 4294967296) 2147483647)) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_188 4294967296) (- 4294967296)) main_~ret5~0) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (not (< main_~i~2 19))) (and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= main_~ret5~0 2147483647) (<= 0 (+ main_~ret5~0 2147483648)) (= (mod v_prenex_1388 4294967296) main_~ret5~0) (not (< main_~i~2 19)) (<= (mod v_prenex_1388 4294967296) 2147483647)))) (not (= main_~ret~1 main_~ret5~0)))) [2019-10-13 23:21:10,256 INFO L193 IcfgInterpreter]: Reachable states at location L26-4 satisfy 73#(and (not (< main_~i~1 20)) (<= 20 main_~i~1)) [2019-10-13 23:21:10,256 INFO L193 IcfgInterpreter]: Reachable states at location L33 satisfy 601#(exists ((v_prenex_1359 Int) (v_prenex_1360 Int) (v_sep_~ret~0_BEFORE_RETURN_183 Int) (v_sep_~ret~0_BEFORE_RETURN_184 Int)) (or (and (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= main_~ret~1 (mod v_prenex_1360 4294967296)) (<= (mod v_prenex_1360 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (= main_~ret~1 (mod v_prenex_1359 4294967296)) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (<= (mod v_prenex_1359 4294967296) 2147483647) (<= 0 (+ main_~ret~1 2147483648))) (and (not (< main_~i~1 20)) (= main_~ret~1 (+ (mod v_sep_~ret~0_BEFORE_RETURN_183 4294967296) (- 4294967296))) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_183 4294967296) 2147483647)) (<= 0 (+ main_~ret~1 2147483648))) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_184 4294967296) 2147483647)) (not (< main_~i~1 20)) (<= main_~ret~1 2147483647) (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 4))) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_184 4294967296) (- 4294967296)) main_~ret~1) (<= 0 (+ main_~ret~1 2147483648))))) [2019-10-13 23:21:10,256 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initENTRY satisfy 666#(and (= |old(#NULL.base)| |#NULL.base|) (= |#valid| |old(#valid)|) (= |#NULL.offset| |old(#NULL.offset)|)) [2019-10-13 23:21:10,256 INFO L193 IcfgInterpreter]: Reachable states at location L26-3 satisfy 68#true [2019-10-13 23:21:10,256 INFO L193 IcfgInterpreter]: Reachable states at location L7-3 satisfy 657#(<= 0 sep_~i~0) [2019-10-13 23:21:10,257 INFO L193 IcfgInterpreter]: Reachable states at location sepENTRY satisfy 610#true [2019-10-13 23:21:10,257 INFO L193 IcfgInterpreter]: Reachable states at location L-1 satisfy 23#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= 0 (select |#valid| 0)) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:10,257 INFO L193 IcfgInterpreter]: Reachable states at location mainENTRY satisfy 33#(and (= 0 |#NULL.base|) (<= |#NULL.base| 0) (= |#valid| |old(#valid)|) (<= 0 |#NULL.base|) (= |#memory_int| |old(#memory_int)|) (= |#NULL.offset| 0) (= |old(#length)| |#length|) (= 0 (select |old(#valid)| 0)) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:10,257 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.initEXIT satisfy 671#(and (= |#valid| (store |old(#valid)| 0 0)) (= 0 |#NULL.base|) (<= |#NULL.base| 0) (<= 0 |#NULL.base|) (= |#NULL.offset| 0) (<= 0 |#NULL.offset|) (<= |#NULL.offset| 0)) [2019-10-13 23:21:10,257 INFO L193 IcfgInterpreter]: Reachable states at location L39-1 satisfy 488#true [2019-10-13 23:21:10,258 INFO L193 IcfgInterpreter]: Reachable states at location ULTIMATE.startENTRY satisfy 6#true [2019-10-13 23:21:10,258 INFO L193 IcfgInterpreter]: Reachable states at location L39 satisfy 531#(and (= main_~temp~0 (select (select |#memory_int| |main_~#x~0.base|) (+ |main_~#x~0.offset| 76))) (<= 19 main_~i~2) (not (< main_~i~2 19))) [2019-10-13 23:21:10,258 INFO L193 IcfgInterpreter]: Reachable states at location sepEXIT satisfy 662#(and (<= 20 sep_~i~0) (= |sep_#res| (ite (<= (mod sep_~ret~0 4294967296) 2147483647) (mod sep_~ret~0 4294967296) (+ (mod sep_~ret~0 4294967296) (- 4294967296)))) (<= 0 sep_~i~0) (not (< sep_~i~0 20))) [2019-10-13 23:21:10,258 INFO L193 IcfgInterpreter]: Reachable states at location L30 satisfy 129#(or (exists ((v_prenex_1360 Int) (v_sep_~ret~0_BEFORE_RETURN_184 Int)) (or (and (not (< main_~i~1 20)) (= (mod v_prenex_1360 4294967296) |main_#t~ret6|) (<= (mod v_prenex_1360 4294967296) 2147483647)) (and (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_184 4294967296) 2147483647)) (not (< main_~i~1 20)) (= (+ (mod v_sep_~ret~0_BEFORE_RETURN_184 4294967296) (- 4294967296)) |main_#t~ret6|)))) (exists ((v_prenex_1359 Int) (v_sep_~ret~0_BEFORE_RETURN_183 Int)) (or (and (not (< main_~i~1 20)) (not (<= (mod v_sep_~ret~0_BEFORE_RETURN_183 4294967296) 2147483647)) (= |main_#t~ret6| (+ (mod v_sep_~ret~0_BEFORE_RETURN_183 4294967296) (- 4294967296)))) (and (not (< main_~i~1 20)) (= (mod v_prenex_1359 4294967296) |main_#t~ret6|) (<= (mod v_prenex_1359 4294967296) 2147483647))))) [2019-10-13 23:21:10,258 INFO L193 IcfgInterpreter]: Reachable states at location L41 satisfy 433#true [2019-10-13 23:21:10,258 INFO L193 IcfgInterpreter]: Reachable states at location L42 satisfy 322#true [2019-10-13 23:21:10,259 INFO L193 IcfgInterpreter]: Reachable states at location L33-1 satisfy 596#true [2019-10-13 23:21:10,259 INFO L193 IcfgInterpreter]: Reachable states at location L35-3 satisfy 569#true [2019-10-13 23:21:10,564 INFO L223 tionRefinementEngine]: Constructing automaton from 0 perfect and 4 imperfect interpolant sequences. [2019-10-13 23:21:10,564 INFO L236 tionRefinementEngine]: Number of different interpolants: perfect sequences [] imperfect sequences [7, 7, 7, 11] total 23 [2019-10-13 23:21:10,564 INFO L342 tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [177892322] [2019-10-13 23:21:10,565 INFO L442 AbstractCegarLoop]: Interpolant automaton has 24 states [2019-10-13 23:21:10,566 INFO L137 tionRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy SIFA_TAIPAN [2019-10-13 23:21:10,566 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 24 interpolants. [2019-10-13 23:21:10,566 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=107, Invalid=445, Unknown=0, NotChecked=0, Total=552 [2019-10-13 23:21:10,566 INFO L87 Difference]: Start difference. First operand 63 states and 67 transitions. Second operand 24 states.