./Ultimate.py --spec ../../sv-benchmarks/c/properties/unreach-call.prp --file ../../sv-benchmarks/c/systemc/toy2_false-unreach-call_false-termination.cil.c --full-output --architecture 32bit -------------------------------------------------------------------------------- Checking for ERROR reachability Using default analysis Version aa418289 Calling Ultimate with: java -Dosgi.configuration.area=/tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/data/config -Xmx12G -Xms1G -jar /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/plugins/org.eclipse.equinox.launcher_1.3.100.v20150511-1540.jar -data @noDefault -ultimatedata /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/data -tc /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/config/TaipanReach.xml -i ../../sv-benchmarks/c/systemc/toy2_false-unreach-call_false-termination.cil.c -s /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/config/svcomp-Reach-32bit-Taipan_Default.epf --cacsl2boogietranslator.entry.function main --witnessprinter.witness.directory /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan --witnessprinter.witness.filename witness.graphml --witnessprinter.write.witness.besides.input.file false --witnessprinter.graph.data.specification CHECK( init(main()), LTL(G ! call(__VERIFIER_error())) ) --witnessprinter.graph.data.producer Taipan --witnessprinter.graph.data.architecture 32bit --witnessprinter.graph.data.programhash c8989412e094655bcf4508d76eb9764ed06d0b34 .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... Execution finished normally Writing output log to file Ultimate.log Writing human readable error path to file UltimateCounterExample.errorpath Result: FALSE --- Real Ultimate output --- This is Ultimate 0.1.23-aa41828 [2018-11-23 03:41:52,808 INFO L170 SettingsManager]: Resetting all preferences to default values... [2018-11-23 03:41:52,809 INFO L174 SettingsManager]: Resetting UltimateCore preferences to default values [2018-11-23 03:41:52,819 INFO L177 SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring... [2018-11-23 03:41:52,819 INFO L174 SettingsManager]: Resetting Boogie Preprocessor preferences to default values [2018-11-23 03:41:52,820 INFO L174 SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values [2018-11-23 03:41:52,820 INFO L174 SettingsManager]: Resetting Abstract Interpretation preferences to default values [2018-11-23 03:41:52,822 INFO L174 SettingsManager]: Resetting LassoRanker preferences to default values [2018-11-23 03:41:52,823 INFO L174 SettingsManager]: Resetting Reaching Definitions preferences to default values [2018-11-23 03:41:52,824 INFO L174 SettingsManager]: Resetting SyntaxChecker preferences to default values [2018-11-23 03:41:52,824 INFO L177 SettingsManager]: Büchi Program Product provides no preferences, ignoring... [2018-11-23 03:41:52,824 INFO L174 SettingsManager]: Resetting LTL2Aut preferences to default values [2018-11-23 03:41:52,825 INFO L174 SettingsManager]: Resetting PEA to Boogie preferences to default values [2018-11-23 03:41:52,826 INFO L174 SettingsManager]: Resetting BlockEncodingV2 preferences to default values [2018-11-23 03:41:52,827 INFO L174 SettingsManager]: Resetting ChcToBoogie preferences to default values [2018-11-23 03:41:52,827 INFO L174 SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values [2018-11-23 03:41:52,828 INFO L174 SettingsManager]: Resetting BuchiAutomizer preferences to default values [2018-11-23 03:41:52,829 INFO L174 SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values [2018-11-23 03:41:52,830 INFO L174 SettingsManager]: Resetting CodeCheck preferences to default values [2018-11-23 03:41:52,831 INFO L174 SettingsManager]: Resetting InvariantSynthesis preferences to default values [2018-11-23 03:41:52,832 INFO L174 SettingsManager]: Resetting RCFGBuilder preferences to default values [2018-11-23 03:41:52,833 INFO L174 SettingsManager]: Resetting TraceAbstraction preferences to default values [2018-11-23 03:41:52,835 INFO L177 SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring... [2018-11-23 03:41:52,835 INFO L177 SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring... [2018-11-23 03:41:52,835 INFO L174 SettingsManager]: Resetting TreeAutomizer preferences to default values [2018-11-23 03:41:52,836 INFO L174 SettingsManager]: Resetting IcfgTransformer preferences to default values [2018-11-23 03:41:52,836 INFO L174 SettingsManager]: Resetting Boogie Printer preferences to default values [2018-11-23 03:41:52,837 INFO L174 SettingsManager]: Resetting ReqPrinter preferences to default values [2018-11-23 03:41:52,837 INFO L174 SettingsManager]: Resetting Witness Printer preferences to default values [2018-11-23 03:41:52,838 INFO L177 SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring... [2018-11-23 03:41:52,838 INFO L174 SettingsManager]: Resetting CDTParser preferences to default values [2018-11-23 03:41:52,839 INFO L177 SettingsManager]: AutomataScriptParser provides no preferences, ignoring... [2018-11-23 03:41:52,839 INFO L177 SettingsManager]: ReqParser provides no preferences, ignoring... [2018-11-23 03:41:52,839 INFO L174 SettingsManager]: Resetting SmtParser preferences to default values [2018-11-23 03:41:52,840 INFO L174 SettingsManager]: Resetting Witness Parser preferences to default values [2018-11-23 03:41:52,840 INFO L181 SettingsManager]: Finished resetting all preferences to default values... [2018-11-23 03:41:52,840 INFO L98 SettingsManager]: Beginning loading settings from /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/config/svcomp-Reach-32bit-Taipan_Default.epf [2018-11-23 03:41:52,850 INFO L110 SettingsManager]: Loading preferences was successful [2018-11-23 03:41:52,850 INFO L112 SettingsManager]: Preferences different from defaults after loading the file: [2018-11-23 03:41:52,851 INFO L131 SettingsManager]: Preferences of Boogie Procedure Inliner differ from their defaults: [2018-11-23 03:41:52,851 INFO L133 SettingsManager]: * ... calls to implemented procedures=ONLY_FOR_CONCURRENT_PROGRAMS [2018-11-23 03:41:52,851 INFO L133 SettingsManager]: * User list type=DISABLED [2018-11-23 03:41:52,851 INFO L131 SettingsManager]: Preferences of Abstract Interpretation differ from their defaults: [2018-11-23 03:41:52,852 INFO L133 SettingsManager]: * Explicit value domain=true [2018-11-23 03:41:52,852 INFO L133 SettingsManager]: * Abstract domain for RCFG-of-the-future=PoormanAbstractDomain [2018-11-23 03:41:52,852 INFO L133 SettingsManager]: * Octagon Domain=false [2018-11-23 03:41:52,852 INFO L133 SettingsManager]: * Abstract domain=CompoundDomain [2018-11-23 03:41:52,852 INFO L133 SettingsManager]: * Check feasibility of abstract posts with an SMT solver=true [2018-11-23 03:41:52,852 INFO L133 SettingsManager]: * Use the RCFG-of-the-future interface=true [2018-11-23 03:41:52,852 INFO L133 SettingsManager]: * Interval Domain=false [2018-11-23 03:41:52,853 INFO L131 SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults: [2018-11-23 03:41:52,853 INFO L133 SettingsManager]: * sizeof long=4 [2018-11-23 03:41:52,853 INFO L133 SettingsManager]: * Overapproximate operations on floating types=true [2018-11-23 03:41:52,853 INFO L133 SettingsManager]: * sizeof POINTER=4 [2018-11-23 03:41:52,853 INFO L133 SettingsManager]: * Check division by zero=IGNORE [2018-11-23 03:41:52,854 INFO L133 SettingsManager]: * Pointer to allocated memory at dereference=IGNORE [2018-11-23 03:41:52,854 INFO L133 SettingsManager]: * If two pointers are subtracted or compared they have the same base address=IGNORE [2018-11-23 03:41:52,854 INFO L133 SettingsManager]: * Check array bounds for arrays that are off heap=IGNORE [2018-11-23 03:41:52,854 INFO L133 SettingsManager]: * sizeof long double=12 [2018-11-23 03:41:52,854 INFO L133 SettingsManager]: * Check if freed pointer was valid=false [2018-11-23 03:41:52,854 INFO L133 SettingsManager]: * Use constant arrays=true [2018-11-23 03:41:52,854 INFO L133 SettingsManager]: * Pointer base address is valid at dereference=IGNORE [2018-11-23 03:41:52,855 INFO L131 SettingsManager]: Preferences of RCFGBuilder differ from their defaults: [2018-11-23 03:41:52,855 INFO L133 SettingsManager]: * Size of a code block=SequenceOfStatements [2018-11-23 03:41:52,855 INFO L133 SettingsManager]: * To the following directory=./dump/ [2018-11-23 03:41:52,855 INFO L133 SettingsManager]: * SMT solver=External_DefaultMode [2018-11-23 03:41:52,855 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-11-23 03:41:52,855 INFO L131 SettingsManager]: Preferences of TraceAbstraction differ from their defaults: [2018-11-23 03:41:52,855 INFO L133 SettingsManager]: * Compute Interpolants along a Counterexample=FPandBP [2018-11-23 03:41:52,856 INFO L133 SettingsManager]: * Positions where we compute the Hoare Annotation=LoopsAndPotentialCycles [2018-11-23 03:41:52,856 INFO L133 SettingsManager]: * Trace refinement strategy=TAIPAN [2018-11-23 03:41:52,856 INFO L133 SettingsManager]: * SMT solver=External_ModelsAndUnsatCoreMode [2018-11-23 03:41:52,856 INFO L133 SettingsManager]: * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in [2018-11-23 03:41:52,856 INFO L133 SettingsManager]: * Compute Hoare Annotation of negated interpolant automaton, abstraction and CFG=true [2018-11-23 03:41:52,856 INFO L133 SettingsManager]: * Abstract interpretation Mode=USE_PREDICATES Applying setting for plugin de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator: Entry function -> main Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Witness directory -> /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Witness filename -> witness.graphml Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Write witness besides input file -> false Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data specification -> CHECK( init(main()), LTL(G ! call(__VERIFIER_error())) ) Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data producer -> Taipan Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data architecture -> 32bit Applying setting for plugin de.uni_freiburg.informatik.ultimate.witnessprinter: Graph data programhash -> c8989412e094655bcf4508d76eb9764ed06d0b34 [2018-11-23 03:41:52,881 INFO L81 nceAwareModelManager]: Repository-Root is: /tmp [2018-11-23 03:41:52,891 INFO L258 ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized [2018-11-23 03:41:52,893 INFO L214 ainManager$Toolchain]: [Toolchain 1]: Toolchain selected. [2018-11-23 03:41:52,895 INFO L271 PluginConnector]: Initializing CDTParser... [2018-11-23 03:41:52,895 INFO L276 PluginConnector]: CDTParser initialized [2018-11-23 03:41:52,896 INFO L418 ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/../../sv-benchmarks/c/systemc/toy2_false-unreach-call_false-termination.cil.c [2018-11-23 03:41:52,941 INFO L221 CDTParser]: Created temporary CDT project at /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/data/8b38bb1be/d32cfab5913e46dd97ecb0f2df4bbb23/FLAGd0b59b0c7 [2018-11-23 03:41:53,344 INFO L307 CDTParser]: Found 1 translation units. [2018-11-23 03:41:53,345 INFO L161 CDTParser]: Scanning /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/sv-benchmarks/c/systemc/toy2_false-unreach-call_false-termination.cil.c [2018-11-23 03:41:53,354 INFO L355 CDTParser]: About to delete temporary CDT project at /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/data/8b38bb1be/d32cfab5913e46dd97ecb0f2df4bbb23/FLAGd0b59b0c7 [2018-11-23 03:41:53,368 INFO L363 CDTParser]: Successfully deleted /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/data/8b38bb1be/d32cfab5913e46dd97ecb0f2df4bbb23 [2018-11-23 03:41:53,370 INFO L296 ainManager$Toolchain]: ####################### [Toolchain 1] ####################### [2018-11-23 03:41:53,371 INFO L131 ToolchainWalker]: Walking toolchain with 6 elements. [2018-11-23 03:41:53,372 INFO L113 PluginConnector]: ------------------------CACSL2BoogieTranslator---------------------------- [2018-11-23 03:41:53,372 INFO L271 PluginConnector]: Initializing CACSL2BoogieTranslator... [2018-11-23 03:41:53,376 INFO L276 PluginConnector]: CACSL2BoogieTranslator initialized [2018-11-23 03:41:53,377 INFO L185 PluginConnector]: Executing the observer ACSLObjectContainerObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,380 INFO L205 PluginConnector]: Invalid model from CACSL2BoogieTranslator for observer de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.ACSLObjectContainerObserver@51ac0340 and model type de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53, skipping insertion in model container [2018-11-23 03:41:53,380 INFO L185 PluginConnector]: Executing the observer CACSL2BoogieTranslatorObserver from plugin CACSL2BoogieTranslator for "CDTParser AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,390 INFO L145 MainTranslator]: Starting translation in SV-COMP mode [2018-11-23 03:41:53,422 INFO L176 MainTranslator]: Built tables and reachable declarations [2018-11-23 03:41:53,581 INFO L201 PostProcessor]: Analyzing one entry point: main [2018-11-23 03:41:53,585 INFO L191 MainTranslator]: Completed pre-run [2018-11-23 03:41:53,619 INFO L201 PostProcessor]: Analyzing one entry point: main [2018-11-23 03:41:53,629 INFO L195 MainTranslator]: Completed translation [2018-11-23 03:41:53,630 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53 WrapperNode [2018-11-23 03:41:53,630 INFO L132 PluginConnector]: ------------------------ END CACSL2BoogieTranslator---------------------------- [2018-11-23 03:41:53,630 INFO L113 PluginConnector]: ------------------------Boogie Procedure Inliner---------------------------- [2018-11-23 03:41:53,630 INFO L271 PluginConnector]: Initializing Boogie Procedure Inliner... [2018-11-23 03:41:53,630 INFO L276 PluginConnector]: Boogie Procedure Inliner initialized [2018-11-23 03:41:53,638 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,689 INFO L185 PluginConnector]: Executing the observer Inliner from plugin Boogie Procedure Inliner for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,696 INFO L132 PluginConnector]: ------------------------ END Boogie Procedure Inliner---------------------------- [2018-11-23 03:41:53,696 INFO L113 PluginConnector]: ------------------------Boogie Preprocessor---------------------------- [2018-11-23 03:41:53,697 INFO L271 PluginConnector]: Initializing Boogie Preprocessor... [2018-11-23 03:41:53,697 INFO L276 PluginConnector]: Boogie Preprocessor initialized [2018-11-23 03:41:53,706 INFO L185 PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,707 INFO L185 PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,708 INFO L185 PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,709 INFO L185 PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,717 INFO L185 PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,730 INFO L185 PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,732 INFO L185 PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... [2018-11-23 03:41:53,735 INFO L132 PluginConnector]: ------------------------ END Boogie Preprocessor---------------------------- [2018-11-23 03:41:53,736 INFO L113 PluginConnector]: ------------------------RCFGBuilder---------------------------- [2018-11-23 03:41:53,736 INFO L271 PluginConnector]: Initializing RCFGBuilder... [2018-11-23 03:41:53,736 INFO L276 PluginConnector]: RCFGBuilder initialized [2018-11-23 03:41:53,737 INFO L185 PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (1/1) ... No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 1 with z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in -t:2000 [2018-11-23 03:41:53,784 INFO L130 BoogieDeclarations]: Found specification of procedure read [2018-11-23 03:41:53,785 INFO L138 BoogieDeclarations]: Found implementation of procedure read [2018-11-23 03:41:53,785 INFO L130 BoogieDeclarations]: Found specification of procedure write_back [2018-11-23 03:41:53,785 INFO L138 BoogieDeclarations]: Found implementation of procedure write_back [2018-11-23 03:41:53,785 INFO L130 BoogieDeclarations]: Found specification of procedure main [2018-11-23 03:41:53,785 INFO L138 BoogieDeclarations]: Found implementation of procedure main [2018-11-23 03:41:53,785 INFO L130 BoogieDeclarations]: Found specification of procedure error [2018-11-23 03:41:53,785 INFO L138 BoogieDeclarations]: Found implementation of procedure error [2018-11-23 03:41:53,786 INFO L130 BoogieDeclarations]: Found specification of procedure compute2 [2018-11-23 03:41:53,786 INFO L138 BoogieDeclarations]: Found implementation of procedure compute2 [2018-11-23 03:41:53,786 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.init [2018-11-23 03:41:53,786 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.init [2018-11-23 03:41:53,786 INFO L130 BoogieDeclarations]: Found specification of procedure eval [2018-11-23 03:41:53,786 INFO L138 BoogieDeclarations]: Found implementation of procedure eval [2018-11-23 03:41:53,786 INFO L130 BoogieDeclarations]: Found specification of procedure compute1 [2018-11-23 03:41:53,786 INFO L138 BoogieDeclarations]: Found implementation of procedure compute1 [2018-11-23 03:41:53,786 INFO L130 BoogieDeclarations]: Found specification of procedure write_loop [2018-11-23 03:41:53,787 INFO L138 BoogieDeclarations]: Found implementation of procedure write_loop [2018-11-23 03:41:53,787 INFO L130 BoogieDeclarations]: Found specification of procedure start_simulation [2018-11-23 03:41:53,787 INFO L138 BoogieDeclarations]: Found implementation of procedure start_simulation [2018-11-23 03:41:53,787 INFO L130 BoogieDeclarations]: Found specification of procedure ULTIMATE.start [2018-11-23 03:41:53,787 INFO L138 BoogieDeclarations]: Found implementation of procedure ULTIMATE.start [2018-11-23 03:41:54,282 INFO L275 CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start) [2018-11-23 03:41:54,283 INFO L280 CfgBuilder]: Removed 6 assue(true) statements. [2018-11-23 03:41:54,283 INFO L202 PluginConnector]: Adding new model de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 23.11 03:41:54 BoogieIcfgContainer [2018-11-23 03:41:54,283 INFO L132 PluginConnector]: ------------------------ END RCFGBuilder---------------------------- [2018-11-23 03:41:54,284 INFO L113 PluginConnector]: ------------------------TraceAbstraction---------------------------- [2018-11-23 03:41:54,284 INFO L271 PluginConnector]: Initializing TraceAbstraction... [2018-11-23 03:41:54,286 INFO L276 PluginConnector]: TraceAbstraction initialized [2018-11-23 03:41:54,287 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "CDTParser AST 23.11 03:41:53" (1/3) ... [2018-11-23 03:41:54,287 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@742ca11c and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 23.11 03:41:54, skipping insertion in model container [2018-11-23 03:41:54,287 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator AST 23.11 03:41:53" (2/3) ... [2018-11-23 03:41:54,288 INFO L205 PluginConnector]: Invalid model from TraceAbstraction for observer de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction.TraceAbstractionObserver@742ca11c and model type de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction AST 23.11 03:41:54, skipping insertion in model container [2018-11-23 03:41:54,288 INFO L185 PluginConnector]: Executing the observer TraceAbstractionObserver from plugin TraceAbstraction for "de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 23.11 03:41:54" (3/3) ... [2018-11-23 03:41:54,289 INFO L112 eAbstractionObserver]: Analyzing ICFG toy2_false-unreach-call_false-termination.cil.c [2018-11-23 03:41:54,296 INFO L156 ceAbstractionStarter]: Automizer settings: Hoare:true NWA Interpolation:FPandBP Determinization: PREDICATE_ABSTRACTION [2018-11-23 03:41:54,302 INFO L168 ceAbstractionStarter]: Appying trace abstraction to program that has 1 error locations. [2018-11-23 03:41:54,313 INFO L257 AbstractCegarLoop]: Starting to check reachability of 1 error locations. [2018-11-23 03:41:54,341 INFO L382 AbstractCegarLoop]: Interprodecural is true [2018-11-23 03:41:54,341 INFO L383 AbstractCegarLoop]: Hoare is true [2018-11-23 03:41:54,341 INFO L384 AbstractCegarLoop]: Compute interpolants for FPandBP [2018-11-23 03:41:54,341 INFO L385 AbstractCegarLoop]: Backedges is STRAIGHT_LINE [2018-11-23 03:41:54,342 INFO L386 AbstractCegarLoop]: Determinization is PREDICATE_ABSTRACTION [2018-11-23 03:41:54,342 INFO L387 AbstractCegarLoop]: Difference is false [2018-11-23 03:41:54,342 INFO L388 AbstractCegarLoop]: Minimize is MINIMIZE_SEVPA [2018-11-23 03:41:54,342 INFO L393 AbstractCegarLoop]: ======== Iteration 0==of CEGAR loop == AllErrorsAtOnce======== [2018-11-23 03:41:54,358 INFO L276 IsEmpty]: Start isEmpty. Operand 158 states. [2018-11-23 03:41:54,366 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:54,366 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:54,367 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:54,369 INFO L423 AbstractCegarLoop]: === Iteration 1 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:54,373 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:54,373 INFO L82 PathProgramCache]: Analyzing trace with hash 1787110337, now seen corresponding path program 1 times [2018-11-23 03:41:54,375 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:54,417 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:54,417 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:54,417 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:54,417 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:54,488 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:54,565 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:54,567 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:54,567 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:41:54,567 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:54,572 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:41:54,584 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:41:54,585 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:41:54,587 INFO L87 Difference]: Start difference. First operand 158 states. Second operand 3 states. [2018-11-23 03:41:54,651 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:54,651 INFO L93 Difference]: Finished difference Result 298 states and 509 transitions. [2018-11-23 03:41:54,651 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:41:54,652 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 46 [2018-11-23 03:41:54,653 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:54,660 INFO L225 Difference]: With dead ends: 298 [2018-11-23 03:41:54,661 INFO L226 Difference]: Without dead ends: 149 [2018-11-23 03:41:54,663 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:41:54,675 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 149 states. [2018-11-23 03:41:54,696 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 149 to 149. [2018-11-23 03:41:54,698 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 149 states. [2018-11-23 03:41:54,700 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 149 states to 149 states and 241 transitions. [2018-11-23 03:41:54,702 INFO L78 Accepts]: Start accepts. Automaton has 149 states and 241 transitions. Word has length 46 [2018-11-23 03:41:54,702 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:54,702 INFO L480 AbstractCegarLoop]: Abstraction has 149 states and 241 transitions. [2018-11-23 03:41:54,702 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:41:54,702 INFO L276 IsEmpty]: Start isEmpty. Operand 149 states and 241 transitions. [2018-11-23 03:41:54,704 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:54,704 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:54,704 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:54,704 INFO L423 AbstractCegarLoop]: === Iteration 2 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:54,704 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:54,704 INFO L82 PathProgramCache]: Analyzing trace with hash 1714723779, now seen corresponding path program 1 times [2018-11-23 03:41:54,705 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:54,706 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:54,706 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:54,706 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:54,706 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:54,730 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:54,775 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:54,775 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:54,775 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:41:54,775 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:54,777 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:41:54,777 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:41:54,777 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:41:54,778 INFO L87 Difference]: Start difference. First operand 149 states and 241 transitions. Second operand 3 states. [2018-11-23 03:41:54,834 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:54,834 INFO L93 Difference]: Finished difference Result 281 states and 458 transitions. [2018-11-23 03:41:54,835 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:41:54,835 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 46 [2018-11-23 03:41:54,835 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:54,836 INFO L225 Difference]: With dead ends: 281 [2018-11-23 03:41:54,836 INFO L226 Difference]: Without dead ends: 149 [2018-11-23 03:41:54,838 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 4 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:41:54,838 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 149 states. [2018-11-23 03:41:54,847 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 149 to 149. [2018-11-23 03:41:54,847 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 149 states. [2018-11-23 03:41:54,849 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 149 states to 149 states and 233 transitions. [2018-11-23 03:41:54,849 INFO L78 Accepts]: Start accepts. Automaton has 149 states and 233 transitions. Word has length 46 [2018-11-23 03:41:54,849 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:54,849 INFO L480 AbstractCegarLoop]: Abstraction has 149 states and 233 transitions. [2018-11-23 03:41:54,849 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:41:54,850 INFO L276 IsEmpty]: Start isEmpty. Operand 149 states and 233 transitions. [2018-11-23 03:41:54,851 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:54,851 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:54,851 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:54,851 INFO L423 AbstractCegarLoop]: === Iteration 3 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:54,851 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:54,851 INFO L82 PathProgramCache]: Analyzing trace with hash 1171834943, now seen corresponding path program 1 times [2018-11-23 03:41:54,852 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:54,852 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:54,853 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:54,853 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:54,853 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:54,870 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:54,919 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:54,919 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:54,920 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:41:54,920 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:54,920 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:41:54,920 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:41:54,920 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:41:54,921 INFO L87 Difference]: Start difference. First operand 149 states and 233 transitions. Second operand 4 states. [2018-11-23 03:41:55,078 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:55,078 INFO L93 Difference]: Finished difference Result 383 states and 603 transitions. [2018-11-23 03:41:55,079 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:41:55,079 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 46 [2018-11-23 03:41:55,079 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:55,081 INFO L225 Difference]: With dead ends: 383 [2018-11-23 03:41:55,082 INFO L226 Difference]: Without dead ends: 252 [2018-11-23 03:41:55,083 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 6 GetRequests, 2 SyntacticMatches, 1 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:41:55,083 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 252 states. [2018-11-23 03:41:55,103 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 252 to 149. [2018-11-23 03:41:55,103 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 149 states. [2018-11-23 03:41:55,104 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 149 states to 149 states and 231 transitions. [2018-11-23 03:41:55,105 INFO L78 Accepts]: Start accepts. Automaton has 149 states and 231 transitions. Word has length 46 [2018-11-23 03:41:55,105 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:55,105 INFO L480 AbstractCegarLoop]: Abstraction has 149 states and 231 transitions. [2018-11-23 03:41:55,105 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:41:55,105 INFO L276 IsEmpty]: Start isEmpty. Operand 149 states and 231 transitions. [2018-11-23 03:41:55,107 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:55,107 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:55,107 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:55,107 INFO L423 AbstractCegarLoop]: === Iteration 4 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:55,107 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:55,108 INFO L82 PathProgramCache]: Analyzing trace with hash 1873434817, now seen corresponding path program 1 times [2018-11-23 03:41:55,108 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:55,110 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:55,111 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:55,111 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:55,111 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:55,123 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:55,167 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:55,167 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:55,167 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:41:55,168 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:55,168 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:41:55,168 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:41:55,168 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:41:55,169 INFO L87 Difference]: Start difference. First operand 149 states and 231 transitions. Second operand 4 states. [2018-11-23 03:41:55,287 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:55,288 INFO L93 Difference]: Finished difference Result 418 states and 654 transitions. [2018-11-23 03:41:55,288 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:41:55,288 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 46 [2018-11-23 03:41:55,289 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:55,290 INFO L225 Difference]: With dead ends: 418 [2018-11-23 03:41:55,290 INFO L226 Difference]: Without dead ends: 289 [2018-11-23 03:41:55,292 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 6 GetRequests, 2 SyntacticMatches, 1 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:41:55,292 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 289 states. [2018-11-23 03:41:55,310 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 289 to 165. [2018-11-23 03:41:55,310 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 165 states. [2018-11-23 03:41:55,311 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 165 states to 165 states and 253 transitions. [2018-11-23 03:41:55,311 INFO L78 Accepts]: Start accepts. Automaton has 165 states and 253 transitions. Word has length 46 [2018-11-23 03:41:55,312 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:55,312 INFO L480 AbstractCegarLoop]: Abstraction has 165 states and 253 transitions. [2018-11-23 03:41:55,312 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:41:55,312 INFO L276 IsEmpty]: Start isEmpty. Operand 165 states and 253 transitions. [2018-11-23 03:41:55,314 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:55,314 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:55,314 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:55,317 INFO L423 AbstractCegarLoop]: === Iteration 5 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:55,317 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:55,317 INFO L82 PathProgramCache]: Analyzing trace with hash -1035329085, now seen corresponding path program 1 times [2018-11-23 03:41:55,317 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:55,318 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:55,318 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:55,318 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:55,319 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:55,332 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:55,375 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:55,375 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:55,376 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:41:55,376 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:55,376 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:41:55,376 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:41:55,376 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:41:55,377 INFO L87 Difference]: Start difference. First operand 165 states and 253 transitions. Second operand 4 states. [2018-11-23 03:41:55,532 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:55,532 INFO L93 Difference]: Finished difference Result 503 states and 772 transitions. [2018-11-23 03:41:55,533 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:41:55,533 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 46 [2018-11-23 03:41:55,533 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:55,535 INFO L225 Difference]: With dead ends: 503 [2018-11-23 03:41:55,536 INFO L226 Difference]: Without dead ends: 369 [2018-11-23 03:41:55,537 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 6 GetRequests, 2 SyntacticMatches, 1 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:41:55,537 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 369 states. [2018-11-23 03:41:55,562 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 369 to 352. [2018-11-23 03:41:55,562 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 352 states. [2018-11-23 03:41:55,563 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 352 states to 352 states and 540 transitions. [2018-11-23 03:41:55,564 INFO L78 Accepts]: Start accepts. Automaton has 352 states and 540 transitions. Word has length 46 [2018-11-23 03:41:55,564 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:55,564 INFO L480 AbstractCegarLoop]: Abstraction has 352 states and 540 transitions. [2018-11-23 03:41:55,564 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:41:55,564 INFO L276 IsEmpty]: Start isEmpty. Operand 352 states and 540 transitions. [2018-11-23 03:41:55,566 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:55,566 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:55,567 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:55,567 INFO L423 AbstractCegarLoop]: === Iteration 6 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:55,567 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:55,567 INFO L82 PathProgramCache]: Analyzing trace with hash -1544802175, now seen corresponding path program 1 times [2018-11-23 03:41:55,567 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:55,568 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:55,569 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:55,569 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:55,569 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:55,580 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:55,661 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:55,661 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:55,661 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-11-23 03:41:55,661 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:55,662 INFO L459 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-11-23 03:41:55,662 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-11-23 03:41:55,662 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=8, Invalid=12, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:41:55,662 INFO L87 Difference]: Start difference. First operand 352 states and 540 transitions. Second operand 5 states. [2018-11-23 03:41:55,847 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:55,847 INFO L93 Difference]: Finished difference Result 974 states and 1524 transitions. [2018-11-23 03:41:55,848 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. [2018-11-23 03:41:55,848 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 46 [2018-11-23 03:41:55,848 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:55,851 INFO L225 Difference]: With dead ends: 974 [2018-11-23 03:41:55,851 INFO L226 Difference]: Without dead ends: 654 [2018-11-23 03:41:55,852 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 7 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 4 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=13, Invalid=17, Unknown=0, NotChecked=0, Total=30 [2018-11-23 03:41:55,853 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 654 states. [2018-11-23 03:41:55,895 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 654 to 525. [2018-11-23 03:41:55,896 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 525 states. [2018-11-23 03:41:55,900 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 525 states to 525 states and 804 transitions. [2018-11-23 03:41:55,901 INFO L78 Accepts]: Start accepts. Automaton has 525 states and 804 transitions. Word has length 46 [2018-11-23 03:41:55,901 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:55,901 INFO L480 AbstractCegarLoop]: Abstraction has 525 states and 804 transitions. [2018-11-23 03:41:55,901 INFO L481 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-11-23 03:41:55,901 INFO L276 IsEmpty]: Start isEmpty. Operand 525 states and 804 transitions. [2018-11-23 03:41:55,903 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:55,903 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:55,903 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:55,903 INFO L423 AbstractCegarLoop]: === Iteration 7 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:55,904 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:55,904 INFO L82 PathProgramCache]: Analyzing trace with hash -1914487912, now seen corresponding path program 1 times [2018-11-23 03:41:55,904 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:55,905 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:55,905 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:55,905 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:55,905 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:55,916 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:55,991 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:55,991 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:55,991 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-11-23 03:41:55,992 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:55,992 INFO L459 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-11-23 03:41:55,992 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-11-23 03:41:55,992 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=8, Invalid=12, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:41:55,993 INFO L87 Difference]: Start difference. First operand 525 states and 804 transitions. Second operand 5 states. [2018-11-23 03:41:56,324 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:56,324 INFO L93 Difference]: Finished difference Result 2028 states and 3129 transitions. [2018-11-23 03:41:56,326 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:41:56,326 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 46 [2018-11-23 03:41:56,327 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:56,333 INFO L225 Difference]: With dead ends: 2028 [2018-11-23 03:41:56,333 INFO L226 Difference]: Without dead ends: 1544 [2018-11-23 03:41:56,335 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 7 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 4 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=13, Invalid=17, Unknown=0, NotChecked=0, Total=30 [2018-11-23 03:41:56,337 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1544 states. [2018-11-23 03:41:56,395 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1544 to 587. [2018-11-23 03:41:56,395 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 587 states. [2018-11-23 03:41:56,399 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 587 states to 587 states and 901 transitions. [2018-11-23 03:41:56,399 INFO L78 Accepts]: Start accepts. Automaton has 587 states and 901 transitions. Word has length 46 [2018-11-23 03:41:56,399 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:56,399 INFO L480 AbstractCegarLoop]: Abstraction has 587 states and 901 transitions. [2018-11-23 03:41:56,399 INFO L481 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-11-23 03:41:56,400 INFO L276 IsEmpty]: Start isEmpty. Operand 587 states and 901 transitions. [2018-11-23 03:41:56,400 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:56,400 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:56,400 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:56,401 INFO L423 AbstractCegarLoop]: === Iteration 8 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:56,401 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:56,401 INFO L82 PathProgramCache]: Analyzing trace with hash 605189396, now seen corresponding path program 1 times [2018-11-23 03:41:56,401 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:56,402 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:56,402 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:56,402 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:56,402 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:56,413 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:56,456 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:56,456 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:56,456 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:41:56,456 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:56,457 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:41:56,457 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:41:56,457 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:41:56,457 INFO L87 Difference]: Start difference. First operand 587 states and 901 transitions. Second operand 4 states. [2018-11-23 03:41:56,674 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:56,674 INFO L93 Difference]: Finished difference Result 1686 states and 2621 transitions. [2018-11-23 03:41:56,675 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. [2018-11-23 03:41:56,675 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 46 [2018-11-23 03:41:56,675 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:56,680 INFO L225 Difference]: With dead ends: 1686 [2018-11-23 03:41:56,680 INFO L226 Difference]: Without dead ends: 1137 [2018-11-23 03:41:56,682 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 7 GetRequests, 3 SyntacticMatches, 1 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:41:56,683 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1137 states. [2018-11-23 03:41:56,779 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1137 to 1121. [2018-11-23 03:41:56,779 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1121 states. [2018-11-23 03:41:56,786 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1121 states to 1121 states and 1731 transitions. [2018-11-23 03:41:56,787 INFO L78 Accepts]: Start accepts. Automaton has 1121 states and 1731 transitions. Word has length 46 [2018-11-23 03:41:56,787 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:56,787 INFO L480 AbstractCegarLoop]: Abstraction has 1121 states and 1731 transitions. [2018-11-23 03:41:56,787 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:41:56,787 INFO L276 IsEmpty]: Start isEmpty. Operand 1121 states and 1731 transitions. [2018-11-23 03:41:56,788 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:56,788 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:56,790 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:56,790 INFO L423 AbstractCegarLoop]: === Iteration 9 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:56,790 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:56,790 INFO L82 PathProgramCache]: Analyzing trace with hash 1027891222, now seen corresponding path program 1 times [2018-11-23 03:41:56,790 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:56,791 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:56,791 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:56,791 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:56,791 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:56,801 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:56,862 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:56,862 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:56,863 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:41:56,863 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:56,863 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:41:56,863 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:41:56,863 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:41:56,863 INFO L87 Difference]: Start difference. First operand 1121 states and 1731 transitions. Second operand 4 states. [2018-11-23 03:41:57,144 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:57,144 INFO L93 Difference]: Finished difference Result 2615 states and 4073 transitions. [2018-11-23 03:41:57,144 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. [2018-11-23 03:41:57,144 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 46 [2018-11-23 03:41:57,145 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:57,151 INFO L225 Difference]: With dead ends: 2615 [2018-11-23 03:41:57,151 INFO L226 Difference]: Without dead ends: 1597 [2018-11-23 03:41:57,155 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 7 GetRequests, 3 SyntacticMatches, 1 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:41:57,157 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1597 states. [2018-11-23 03:41:57,288 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1597 to 1590. [2018-11-23 03:41:57,288 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1590 states. [2018-11-23 03:41:57,296 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1590 states to 1590 states and 2433 transitions. [2018-11-23 03:41:57,297 INFO L78 Accepts]: Start accepts. Automaton has 1590 states and 2433 transitions. Word has length 46 [2018-11-23 03:41:57,297 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:57,297 INFO L480 AbstractCegarLoop]: Abstraction has 1590 states and 2433 transitions. [2018-11-23 03:41:57,297 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:41:57,297 INFO L276 IsEmpty]: Start isEmpty. Operand 1590 states and 2433 transitions. [2018-11-23 03:41:57,298 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 47 [2018-11-23 03:41:57,298 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:57,298 INFO L402 BasicCegarLoop]: trace histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:57,299 INFO L423 AbstractCegarLoop]: === Iteration 10 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:57,299 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:57,299 INFO L82 PathProgramCache]: Analyzing trace with hash -560456680, now seen corresponding path program 1 times [2018-11-23 03:41:57,299 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:57,300 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:57,300 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:57,300 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:57,300 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:57,311 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:57,335 INFO L134 CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:41:57,336 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:41:57,336 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:41:57,336 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:57,336 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:41:57,336 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:41:57,337 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:41:57,337 INFO L87 Difference]: Start difference. First operand 1590 states and 2433 transitions. Second operand 3 states. [2018-11-23 03:41:57,504 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:41:57,504 INFO L93 Difference]: Finished difference Result 3289 states and 5113 transitions. [2018-11-23 03:41:57,504 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:41:57,505 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 46 [2018-11-23 03:41:57,505 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:41:57,513 INFO L225 Difference]: With dead ends: 3289 [2018-11-23 03:41:57,513 INFO L226 Difference]: Without dead ends: 1749 [2018-11-23 03:41:57,518 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 5 GetRequests, 4 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:41:57,521 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1749 states. [2018-11-23 03:41:57,681 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1749 to 1709. [2018-11-23 03:41:57,681 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1709 states. [2018-11-23 03:41:57,691 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1709 states to 1709 states and 2589 transitions. [2018-11-23 03:41:57,691 INFO L78 Accepts]: Start accepts. Automaton has 1709 states and 2589 transitions. Word has length 46 [2018-11-23 03:41:57,692 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:41:57,692 INFO L480 AbstractCegarLoop]: Abstraction has 1709 states and 2589 transitions. [2018-11-23 03:41:57,692 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:41:57,692 INFO L276 IsEmpty]: Start isEmpty. Operand 1709 states and 2589 transitions. [2018-11-23 03:41:57,696 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 81 [2018-11-23 03:41:57,696 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:41:57,696 INFO L402 BasicCegarLoop]: trace histogram [3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:41:57,696 INFO L423 AbstractCegarLoop]: === Iteration 11 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:41:57,696 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:57,697 INFO L82 PathProgramCache]: Analyzing trace with hash 1832125989, now seen corresponding path program 1 times [2018-11-23 03:41:57,697 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:41:57,697 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:57,698 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:41:57,698 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:41:57,698 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:41:57,711 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:41:57,797 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 19 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2018-11-23 03:41:57,797 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:41:57,797 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:41:57,798 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 81 with the following transitions: [2018-11-23 03:41:57,800 INFO L202 CegarAbsIntRunner]: [45], [46], [74], [83], [87], [113], [116], [135], [148], [161], [174], [225], [228], [230], [233], [235], [238], [242], [251], [253], [264], [276], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [674], [678], [681], [682], [691], [693], [695], [696], [697], [699] [2018-11-23 03:41:57,836 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:41:57,836 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:41:58,040 INFO L266 AbstractInterpreter]: Error location(s) were unreachable [2018-11-23 03:41:58,041 INFO L272 AbstractInterpreter]: Visited 46 different actions 46 times. Never merged. Never widened. Performed 464 root evaluator evaluations with a maximum evaluation depth of 3. Performed 464 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Never found a fixpoint. Largest state had 64 variables. [2018-11-23 03:41:58,060 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:41:58,061 INFO L398 sIntCurrentIteration]: Generating AbsInt predicates [2018-11-23 03:41:58,245 INFO L227 lantSequenceWeakener]: Weakened 60 states. On average, predicates are now at 83.38% of their original sizes. [2018-11-23 03:41:58,245 INFO L413 sIntCurrentIteration]: Unifying AI predicates [2018-11-23 03:41:58,488 INFO L415 sIntCurrentIteration]: We unified 79 AI predicates to 79 [2018-11-23 03:41:58,488 INFO L424 sIntCurrentIteration]: Finished generation of AbsInt predicates [2018-11-23 03:41:58,489 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:41:58,489 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [24] imperfect sequences [7] total 29 [2018-11-23 03:41:58,490 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:41:58,490 INFO L459 AbstractCegarLoop]: Interpolant automaton has 24 states [2018-11-23 03:41:58,490 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 24 interpolants. [2018-11-23 03:41:58,490 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=113, Invalid=439, Unknown=0, NotChecked=0, Total=552 [2018-11-23 03:41:58,491 INFO L87 Difference]: Start difference. First operand 1709 states and 2589 transitions. Second operand 24 states. [2018-11-23 03:42:02,481 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:02,481 INFO L93 Difference]: Finished difference Result 4163 states and 6486 transitions. [2018-11-23 03:42:02,482 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. [2018-11-23 03:42:02,482 INFO L78 Accepts]: Start accepts. Automaton has 24 states. Word has length 80 [2018-11-23 03:42:02,482 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:02,488 INFO L225 Difference]: With dead ends: 4163 [2018-11-23 03:42:02,489 INFO L226 Difference]: Without dead ends: 2463 [2018-11-23 03:42:02,493 INFO L631 BasicCegarLoop]: 2 DeclaredPredicates, 90 GetRequests, 57 SyntacticMatches, 0 SemanticMatches, 33 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 225 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=280, Invalid=910, Unknown=0, NotChecked=0, Total=1190 [2018-11-23 03:42:02,495 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 2463 states. [2018-11-23 03:42:02,616 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 2463 to 2387. [2018-11-23 03:42:02,616 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 2387 states. [2018-11-23 03:42:02,622 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 2387 states to 2387 states and 3592 transitions. [2018-11-23 03:42:02,623 INFO L78 Accepts]: Start accepts. Automaton has 2387 states and 3592 transitions. Word has length 80 [2018-11-23 03:42:02,623 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:02,623 INFO L480 AbstractCegarLoop]: Abstraction has 2387 states and 3592 transitions. [2018-11-23 03:42:02,623 INFO L481 AbstractCegarLoop]: Interpolant automaton has 24 states. [2018-11-23 03:42:02,623 INFO L276 IsEmpty]: Start isEmpty. Operand 2387 states and 3592 transitions. [2018-11-23 03:42:02,627 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 81 [2018-11-23 03:42:02,627 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:02,628 INFO L402 BasicCegarLoop]: trace histogram [3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:02,628 INFO L423 AbstractCegarLoop]: === Iteration 12 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:02,628 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:02,628 INFO L82 PathProgramCache]: Analyzing trace with hash 1339499815, now seen corresponding path program 1 times [2018-11-23 03:42:02,628 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:02,629 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:02,629 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:02,629 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:02,629 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:02,635 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:02,668 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 5 proven. 0 refuted. 0 times theorem prover too weak. 23 trivial. 0 not checked. [2018-11-23 03:42:02,668 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:02,668 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:42:02,668 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:02,668 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:42:02,669 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:42:02,669 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:42:02,669 INFO L87 Difference]: Start difference. First operand 2387 states and 3592 transitions. Second operand 4 states. [2018-11-23 03:42:02,792 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:02,792 INFO L93 Difference]: Finished difference Result 4133 states and 6243 transitions. [2018-11-23 03:42:02,792 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. [2018-11-23 03:42:02,792 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 80 [2018-11-23 03:42:02,793 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:02,797 INFO L225 Difference]: With dead ends: 4133 [2018-11-23 03:42:02,797 INFO L226 Difference]: Without dead ends: 1854 [2018-11-23 03:42:02,801 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 6 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:42:02,803 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1854 states. [2018-11-23 03:42:02,893 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1854 to 1854. [2018-11-23 03:42:02,893 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1854 states. [2018-11-23 03:42:02,896 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1854 states to 1854 states and 2788 transitions. [2018-11-23 03:42:02,897 INFO L78 Accepts]: Start accepts. Automaton has 1854 states and 2788 transitions. Word has length 80 [2018-11-23 03:42:02,897 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:02,897 INFO L480 AbstractCegarLoop]: Abstraction has 1854 states and 2788 transitions. [2018-11-23 03:42:02,897 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:42:02,897 INFO L276 IsEmpty]: Start isEmpty. Operand 1854 states and 2788 transitions. [2018-11-23 03:42:02,899 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 88 [2018-11-23 03:42:02,900 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:02,900 INFO L402 BasicCegarLoop]: trace histogram [3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:02,900 INFO L423 AbstractCegarLoop]: === Iteration 13 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:02,900 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:02,900 INFO L82 PathProgramCache]: Analyzing trace with hash -172006164, now seen corresponding path program 1 times [2018-11-23 03:42:02,900 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:02,901 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:02,901 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:02,901 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:02,901 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:02,911 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:02,966 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 19 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2018-11-23 03:42:02,966 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:42:02,966 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:42:02,966 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 88 with the following transitions: [2018-11-23 03:42:02,967 INFO L202 CegarAbsIntRunner]: [45], [46], [74], [83], [87], [113], [116], [126], [129], [135], [148], [161], [174], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [264], [276], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [674], [678], [681], [682], [683], [684], [691], [693], [695], [696], [697], [699] [2018-11-23 03:42:02,970 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:42:02,970 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:42:03,008 INFO L266 AbstractInterpreter]: Error location(s) were unreachable [2018-11-23 03:42:03,008 INFO L272 AbstractInterpreter]: Visited 55 different actions 55 times. Never merged. Never widened. Performed 541 root evaluator evaluations with a maximum evaluation depth of 3. Performed 541 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Never found a fixpoint. Largest state had 65 variables. [2018-11-23 03:42:03,010 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:03,010 INFO L398 sIntCurrentIteration]: Generating AbsInt predicates [2018-11-23 03:42:03,084 INFO L227 lantSequenceWeakener]: Weakened 69 states. On average, predicates are now at 83.77% of their original sizes. [2018-11-23 03:42:03,084 INFO L413 sIntCurrentIteration]: Unifying AI predicates [2018-11-23 03:42:03,328 INFO L415 sIntCurrentIteration]: We unified 86 AI predicates to 86 [2018-11-23 03:42:03,328 INFO L424 sIntCurrentIteration]: Finished generation of AbsInt predicates [2018-11-23 03:42:03,329 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:42:03,329 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [28] imperfect sequences [7] total 33 [2018-11-23 03:42:03,329 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:03,329 INFO L459 AbstractCegarLoop]: Interpolant automaton has 28 states [2018-11-23 03:42:03,329 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 28 interpolants. [2018-11-23 03:42:03,330 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=126, Invalid=630, Unknown=0, NotChecked=0, Total=756 [2018-11-23 03:42:03,330 INFO L87 Difference]: Start difference. First operand 1854 states and 2788 transitions. Second operand 28 states. [2018-11-23 03:42:07,145 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:07,145 INFO L93 Difference]: Finished difference Result 3227 states and 4883 transitions. [2018-11-23 03:42:07,145 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 17 states. [2018-11-23 03:42:07,145 INFO L78 Accepts]: Start accepts. Automaton has 28 states. Word has length 87 [2018-11-23 03:42:07,146 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:07,151 INFO L225 Difference]: With dead ends: 3227 [2018-11-23 03:42:07,151 INFO L226 Difference]: Without dead ends: 1944 [2018-11-23 03:42:07,154 INFO L631 BasicCegarLoop]: 2 DeclaredPredicates, 99 GetRequests, 60 SyntacticMatches, 0 SemanticMatches, 39 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 360 ImplicationChecksByTransitivity, 0.3s TimeCoverageRelationStatistics Valid=307, Invalid=1333, Unknown=0, NotChecked=0, Total=1640 [2018-11-23 03:42:07,156 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1944 states. [2018-11-23 03:42:07,250 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1944 to 1888. [2018-11-23 03:42:07,250 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1888 states. [2018-11-23 03:42:07,253 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1888 states to 1888 states and 2826 transitions. [2018-11-23 03:42:07,254 INFO L78 Accepts]: Start accepts. Automaton has 1888 states and 2826 transitions. Word has length 87 [2018-11-23 03:42:07,254 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:07,254 INFO L480 AbstractCegarLoop]: Abstraction has 1888 states and 2826 transitions. [2018-11-23 03:42:07,254 INFO L481 AbstractCegarLoop]: Interpolant automaton has 28 states. [2018-11-23 03:42:07,254 INFO L276 IsEmpty]: Start isEmpty. Operand 1888 states and 2826 transitions. [2018-11-23 03:42:07,257 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 81 [2018-11-23 03:42:07,257 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:07,257 INFO L402 BasicCegarLoop]: trace histogram [3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:07,258 INFO L423 AbstractCegarLoop]: === Iteration 14 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:07,258 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:07,258 INFO L82 PathProgramCache]: Analyzing trace with hash -554383517, now seen corresponding path program 1 times [2018-11-23 03:42:07,258 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:07,259 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:07,259 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:07,259 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:07,259 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:07,265 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:07,302 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 5 proven. 0 refuted. 0 times theorem prover too weak. 23 trivial. 0 not checked. [2018-11-23 03:42:07,302 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:07,302 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:42:07,302 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:07,303 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:42:07,303 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:42:07,303 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:42:07,303 INFO L87 Difference]: Start difference. First operand 1888 states and 2826 transitions. Second operand 4 states. [2018-11-23 03:42:07,452 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:07,452 INFO L93 Difference]: Finished difference Result 3505 states and 5280 transitions. [2018-11-23 03:42:07,453 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. [2018-11-23 03:42:07,453 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 80 [2018-11-23 03:42:07,453 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:07,457 INFO L225 Difference]: With dead ends: 3505 [2018-11-23 03:42:07,458 INFO L226 Difference]: Without dead ends: 1758 [2018-11-23 03:42:07,461 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 6 GetRequests, 3 SyntacticMatches, 0 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:42:07,463 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1758 states. [2018-11-23 03:42:07,615 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1758 to 1758. [2018-11-23 03:42:07,615 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1758 states. [2018-11-23 03:42:07,618 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1758 states to 1758 states and 2627 transitions. [2018-11-23 03:42:07,618 INFO L78 Accepts]: Start accepts. Automaton has 1758 states and 2627 transitions. Word has length 80 [2018-11-23 03:42:07,619 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:07,619 INFO L480 AbstractCegarLoop]: Abstraction has 1758 states and 2627 transitions. [2018-11-23 03:42:07,619 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:42:07,619 INFO L276 IsEmpty]: Start isEmpty. Operand 1758 states and 2627 transitions. [2018-11-23 03:42:07,621 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 89 [2018-11-23 03:42:07,621 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:07,621 INFO L402 BasicCegarLoop]: trace histogram [3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:07,621 INFO L423 AbstractCegarLoop]: === Iteration 15 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:07,622 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:07,622 INFO L82 PathProgramCache]: Analyzing trace with hash -370045670, now seen corresponding path program 1 times [2018-11-23 03:42:07,622 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:07,622 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:07,623 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:07,623 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:07,623 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:07,632 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:07,678 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 19 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2018-11-23 03:42:07,678 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:42:07,678 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:42:07,678 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 89 with the following transitions: [2018-11-23 03:42:07,679 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [74], [83], [87], [113], [116], [126], [132], [135], [139], [142], [148], [161], [174], [225], [228], [230], [233], [235], [238], [242], [251], [253], [264], [276], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [674], [678], [681], [682], [685], [686], [691], [693], [695], [696], [697], [699] [2018-11-23 03:42:07,681 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:42:07,681 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:42:07,711 INFO L266 AbstractInterpreter]: Error location(s) were unreachable [2018-11-23 03:42:07,711 INFO L272 AbstractInterpreter]: Visited 58 different actions 58 times. Never merged. Never widened. Performed 552 root evaluator evaluations with a maximum evaluation depth of 3. Performed 552 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Never found a fixpoint. Largest state had 66 variables. [2018-11-23 03:42:07,716 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:07,717 INFO L398 sIntCurrentIteration]: Generating AbsInt predicates [2018-11-23 03:42:07,786 INFO L227 lantSequenceWeakener]: Weakened 72 states. On average, predicates are now at 83.9% of their original sizes. [2018-11-23 03:42:07,786 INFO L413 sIntCurrentIteration]: Unifying AI predicates [2018-11-23 03:42:07,980 INFO L415 sIntCurrentIteration]: We unified 87 AI predicates to 87 [2018-11-23 03:42:07,980 INFO L424 sIntCurrentIteration]: Finished generation of AbsInt predicates [2018-11-23 03:42:07,980 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:42:07,981 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [29] imperfect sequences [7] total 34 [2018-11-23 03:42:07,981 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:07,981 INFO L459 AbstractCegarLoop]: Interpolant automaton has 29 states [2018-11-23 03:42:07,981 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 29 interpolants. [2018-11-23 03:42:07,981 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=130, Invalid=682, Unknown=0, NotChecked=0, Total=812 [2018-11-23 03:42:07,982 INFO L87 Difference]: Start difference. First operand 1758 states and 2627 transitions. Second operand 29 states. [2018-11-23 03:42:11,842 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:11,842 INFO L93 Difference]: Finished difference Result 3223 states and 4892 transitions. [2018-11-23 03:42:11,843 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. [2018-11-23 03:42:11,843 INFO L78 Accepts]: Start accepts. Automaton has 29 states. Word has length 88 [2018-11-23 03:42:11,843 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:11,850 INFO L225 Difference]: With dead ends: 3223 [2018-11-23 03:42:11,851 INFO L226 Difference]: Without dead ends: 1940 [2018-11-23 03:42:11,855 INFO L631 BasicCegarLoop]: 2 DeclaredPredicates, 99 GetRequests, 60 SyntacticMatches, 0 SemanticMatches, 39 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 355 ImplicationChecksByTransitivity, 0.2s TimeCoverageRelationStatistics Valid=298, Invalid=1342, Unknown=0, NotChecked=0, Total=1640 [2018-11-23 03:42:11,857 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1940 states. [2018-11-23 03:42:12,078 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1940 to 1924. [2018-11-23 03:42:12,079 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1924 states. [2018-11-23 03:42:12,083 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1924 states to 1924 states and 2853 transitions. [2018-11-23 03:42:12,083 INFO L78 Accepts]: Start accepts. Automaton has 1924 states and 2853 transitions. Word has length 88 [2018-11-23 03:42:12,083 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:12,084 INFO L480 AbstractCegarLoop]: Abstraction has 1924 states and 2853 transitions. [2018-11-23 03:42:12,084 INFO L481 AbstractCegarLoop]: Interpolant automaton has 29 states. [2018-11-23 03:42:12,084 INFO L276 IsEmpty]: Start isEmpty. Operand 1924 states and 2853 transitions. [2018-11-23 03:42:12,087 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 90 [2018-11-23 03:42:12,087 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:12,087 INFO L402 BasicCegarLoop]: trace histogram [3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:12,087 INFO L423 AbstractCegarLoop]: === Iteration 16 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:12,088 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:12,088 INFO L82 PathProgramCache]: Analyzing trace with hash 746661019, now seen corresponding path program 1 times [2018-11-23 03:42:12,088 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:12,088 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:12,089 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:12,089 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:12,089 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:12,102 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:12,170 INFO L134 CoverageAnalysis]: Checked inductivity of 28 backedges. 19 proven. 6 refuted. 0 times theorem prover too weak. 3 trivial. 0 not checked. [2018-11-23 03:42:12,171 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:42:12,171 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:42:12,171 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 90 with the following transitions: [2018-11-23 03:42:12,171 INFO L202 CegarAbsIntRunner]: [45], [46], [74], [83], [87], [113], [116], [126], [132], [135], [139], [145], [148], [152], [155], [161], [174], [225], [228], [230], [233], [235], [238], [242], [251], [253], [264], [276], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [649], [665], [667], [673], [674], [678], [681], [682], [687], [688], [691], [693], [695], [696], [697], [699] [2018-11-23 03:42:12,173 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:42:12,173 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:42:12,223 INFO L266 AbstractInterpreter]: Error location(s) were unreachable [2018-11-23 03:42:12,223 INFO L272 AbstractInterpreter]: Visited 61 different actions 63 times. Merged at 2 different actions 2 times. Never widened. Performed 567 root evaluator evaluations with a maximum evaluation depth of 3. Performed 567 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 1 fixpoints after 1 different actions. Largest state had 67 variables. [2018-11-23 03:42:12,226 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:12,226 INFO L398 sIntCurrentIteration]: Generating AbsInt predicates [2018-11-23 03:42:12,352 INFO L227 lantSequenceWeakener]: Weakened 75 states. On average, predicates are now at 83.42% of their original sizes. [2018-11-23 03:42:12,352 INFO L413 sIntCurrentIteration]: Unifying AI predicates [2018-11-23 03:42:12,682 INFO L415 sIntCurrentIteration]: We unified 88 AI predicates to 88 [2018-11-23 03:42:12,682 INFO L424 sIntCurrentIteration]: Finished generation of AbsInt predicates [2018-11-23 03:42:12,683 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:42:12,683 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [32] imperfect sequences [7] total 37 [2018-11-23 03:42:12,683 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:12,683 INFO L459 AbstractCegarLoop]: Interpolant automaton has 32 states [2018-11-23 03:42:12,683 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 32 interpolants. [2018-11-23 03:42:12,684 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=153, Invalid=839, Unknown=0, NotChecked=0, Total=992 [2018-11-23 03:42:12,684 INFO L87 Difference]: Start difference. First operand 1924 states and 2853 transitions. Second operand 32 states. [2018-11-23 03:42:17,474 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:17,474 INFO L93 Difference]: Finished difference Result 4652 states and 7197 transitions. [2018-11-23 03:42:17,474 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 21 states. [2018-11-23 03:42:17,475 INFO L78 Accepts]: Start accepts. Automaton has 32 states. Word has length 89 [2018-11-23 03:42:17,475 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:17,487 INFO L225 Difference]: With dead ends: 4652 [2018-11-23 03:42:17,487 INFO L226 Difference]: Without dead ends: 3367 [2018-11-23 03:42:17,495 INFO L631 BasicCegarLoop]: 2 DeclaredPredicates, 100 GetRequests, 58 SyntacticMatches, 0 SemanticMatches, 42 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 478 ImplicationChecksByTransitivity, 0.4s TimeCoverageRelationStatistics Valid=345, Invalid=1547, Unknown=0, NotChecked=0, Total=1892 [2018-11-23 03:42:17,499 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 3367 states. [2018-11-23 03:42:17,802 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 3367 to 3161. [2018-11-23 03:42:17,802 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 3161 states. [2018-11-23 03:42:17,810 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 3161 states to 3161 states and 4695 transitions. [2018-11-23 03:42:17,811 INFO L78 Accepts]: Start accepts. Automaton has 3161 states and 4695 transitions. Word has length 89 [2018-11-23 03:42:17,811 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:17,812 INFO L480 AbstractCegarLoop]: Abstraction has 3161 states and 4695 transitions. [2018-11-23 03:42:17,812 INFO L481 AbstractCegarLoop]: Interpolant automaton has 32 states. [2018-11-23 03:42:17,812 INFO L276 IsEmpty]: Start isEmpty. Operand 3161 states and 4695 transitions. [2018-11-23 03:42:17,817 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 104 [2018-11-23 03:42:17,818 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:17,818 INFO L402 BasicCegarLoop]: trace histogram [4, 4, 4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:17,818 INFO L423 AbstractCegarLoop]: === Iteration 17 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:17,818 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:17,818 INFO L82 PathProgramCache]: Analyzing trace with hash 798856538, now seen corresponding path program 1 times [2018-11-23 03:42:17,819 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:17,819 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:17,819 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:17,820 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:17,820 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:17,833 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:17,913 INFO L134 CoverageAnalysis]: Checked inductivity of 48 backedges. 25 proven. 0 refuted. 0 times theorem prover too weak. 23 trivial. 0 not checked. [2018-11-23 03:42:17,913 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:17,913 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-11-23 03:42:17,913 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:17,914 INFO L459 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-11-23 03:42:17,914 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-11-23 03:42:17,914 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=7, Invalid=13, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:42:17,914 INFO L87 Difference]: Start difference. First operand 3161 states and 4695 transitions. Second operand 5 states. [2018-11-23 03:42:18,297 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:18,298 INFO L93 Difference]: Finished difference Result 6872 states and 10493 transitions. [2018-11-23 03:42:18,298 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 7 states. [2018-11-23 03:42:18,298 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 103 [2018-11-23 03:42:18,299 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:18,314 INFO L225 Difference]: With dead ends: 6872 [2018-11-23 03:42:18,315 INFO L226 Difference]: Without dead ends: 4523 [2018-11-23 03:42:18,323 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 11 GetRequests, 5 SyntacticMatches, 1 SemanticMatches, 5 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=17, Invalid=25, Unknown=0, NotChecked=0, Total=42 [2018-11-23 03:42:18,328 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 4523 states. [2018-11-23 03:42:18,677 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 4523 to 4251. [2018-11-23 03:42:18,677 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 4251 states. [2018-11-23 03:42:18,683 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 4251 states to 4251 states and 6301 transitions. [2018-11-23 03:42:18,684 INFO L78 Accepts]: Start accepts. Automaton has 4251 states and 6301 transitions. Word has length 103 [2018-11-23 03:42:18,684 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:18,684 INFO L480 AbstractCegarLoop]: Abstraction has 4251 states and 6301 transitions. [2018-11-23 03:42:18,684 INFO L481 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-11-23 03:42:18,684 INFO L276 IsEmpty]: Start isEmpty. Operand 4251 states and 6301 transitions. [2018-11-23 03:42:18,692 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 128 [2018-11-23 03:42:18,692 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:18,693 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:18,693 INFO L423 AbstractCegarLoop]: === Iteration 18 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:18,693 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:18,693 INFO L82 PathProgramCache]: Analyzing trace with hash 270685587, now seen corresponding path program 1 times [2018-11-23 03:42:18,693 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:18,694 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:18,694 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:18,694 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:18,694 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:18,709 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:18,748 INFO L134 CoverageAnalysis]: Checked inductivity of 38 backedges. 29 proven. 0 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2018-11-23 03:42:18,748 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:18,748 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:42:18,748 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:18,749 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:42:18,750 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:42:18,750 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:18,750 INFO L87 Difference]: Start difference. First operand 4251 states and 6301 transitions. Second operand 3 states. [2018-11-23 03:42:19,107 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:19,108 INFO L93 Difference]: Finished difference Result 9742 states and 14777 transitions. [2018-11-23 03:42:19,108 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:42:19,108 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 127 [2018-11-23 03:42:19,108 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:19,126 INFO L225 Difference]: With dead ends: 9742 [2018-11-23 03:42:19,127 INFO L226 Difference]: Without dead ends: 5842 [2018-11-23 03:42:19,140 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:19,146 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 5842 states. [2018-11-23 03:42:19,495 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 5842 to 5833. [2018-11-23 03:42:19,495 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 5833 states. [2018-11-23 03:42:19,504 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 5833 states to 5833 states and 8676 transitions. [2018-11-23 03:42:19,505 INFO L78 Accepts]: Start accepts. Automaton has 5833 states and 8676 transitions. Word has length 127 [2018-11-23 03:42:19,505 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:19,506 INFO L480 AbstractCegarLoop]: Abstraction has 5833 states and 8676 transitions. [2018-11-23 03:42:19,506 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:42:19,506 INFO L276 IsEmpty]: Start isEmpty. Operand 5833 states and 8676 transitions. [2018-11-23 03:42:19,516 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 128 [2018-11-23 03:42:19,517 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:19,517 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:19,517 INFO L423 AbstractCegarLoop]: === Iteration 19 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:19,517 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:19,517 INFO L82 PathProgramCache]: Analyzing trace with hash -722579885, now seen corresponding path program 1 times [2018-11-23 03:42:19,518 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:19,518 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:19,518 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:19,518 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:19,519 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:19,533 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:19,576 INFO L134 CoverageAnalysis]: Checked inductivity of 38 backedges. 29 proven. 0 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2018-11-23 03:42:19,576 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:19,576 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:42:19,577 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:19,577 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:42:19,577 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:42:19,577 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:19,577 INFO L87 Difference]: Start difference. First operand 5833 states and 8676 transitions. Second operand 3 states. [2018-11-23 03:42:20,249 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:20,250 INFO L93 Difference]: Finished difference Result 14037 states and 21267 transitions. [2018-11-23 03:42:20,250 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:42:20,250 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 127 [2018-11-23 03:42:20,251 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:20,275 INFO L225 Difference]: With dead ends: 14037 [2018-11-23 03:42:20,275 INFO L226 Difference]: Without dead ends: 8421 [2018-11-23 03:42:20,290 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:20,297 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 8421 states. [2018-11-23 03:42:20,800 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 8421 to 8380. [2018-11-23 03:42:20,800 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 8380 states. [2018-11-23 03:42:20,818 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 8380 states to 8380 states and 12402 transitions. [2018-11-23 03:42:20,819 INFO L78 Accepts]: Start accepts. Automaton has 8380 states and 12402 transitions. Word has length 127 [2018-11-23 03:42:20,819 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:20,819 INFO L480 AbstractCegarLoop]: Abstraction has 8380 states and 12402 transitions. [2018-11-23 03:42:20,819 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:42:20,819 INFO L276 IsEmpty]: Start isEmpty. Operand 8380 states and 12402 transitions. [2018-11-23 03:42:20,840 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 134 [2018-11-23 03:42:20,840 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:20,840 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:20,840 INFO L423 AbstractCegarLoop]: === Iteration 20 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:20,840 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:20,841 INFO L82 PathProgramCache]: Analyzing trace with hash -867223331, now seen corresponding path program 1 times [2018-11-23 03:42:20,841 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:20,841 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:20,841 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:20,842 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:20,842 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:20,856 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:20,944 INFO L134 CoverageAnalysis]: Checked inductivity of 38 backedges. 27 proven. 6 refuted. 0 times theorem prover too weak. 5 trivial. 0 not checked. [2018-11-23 03:42:20,944 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:42:20,944 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:42:20,945 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 134 with the following transitions: [2018-11-23 03:42:20,946 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [126], [129], [135], [139], [142], [148], [152], [155], [161], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [264], [276], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [485], [487], [492], [498], [502], [510], [514], [520], [523], [552], [564], [576], [582], [586], [594], [598], [606], [610], [616], [649], [665], [667], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:42:20,950 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:42:20,950 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:42:20,999 INFO L266 AbstractInterpreter]: Error location(s) were unreachable [2018-11-23 03:42:20,999 INFO L272 AbstractInterpreter]: Visited 86 different actions 89 times. Merged at 2 different actions 2 times. Never widened. Performed 724 root evaluator evaluations with a maximum evaluation depth of 3. Performed 724 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 1 fixpoints after 1 different actions. Largest state had 67 variables. [2018-11-23 03:42:21,004 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:21,005 INFO L398 sIntCurrentIteration]: Generating AbsInt predicates [2018-11-23 03:42:21,102 INFO L227 lantSequenceWeakener]: Weakened 105 states. On average, predicates are now at 78.14% of their original sizes. [2018-11-23 03:42:21,102 INFO L413 sIntCurrentIteration]: Unifying AI predicates [2018-11-23 03:42:21,525 INFO L415 sIntCurrentIteration]: We unified 132 AI predicates to 132 [2018-11-23 03:42:21,525 INFO L424 sIntCurrentIteration]: Finished generation of AbsInt predicates [2018-11-23 03:42:21,526 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:42:21,526 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [38] imperfect sequences [9] total 45 [2018-11-23 03:42:21,526 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:21,526 INFO L459 AbstractCegarLoop]: Interpolant automaton has 38 states [2018-11-23 03:42:21,526 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 38 interpolants. [2018-11-23 03:42:21,526 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=146, Invalid=1260, Unknown=0, NotChecked=0, Total=1406 [2018-11-23 03:42:21,527 INFO L87 Difference]: Start difference. First operand 8380 states and 12402 transitions. Second operand 38 states. [2018-11-23 03:42:31,336 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:31,336 INFO L93 Difference]: Finished difference Result 15464 states and 23008 transitions. [2018-11-23 03:42:31,336 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 26 states. [2018-11-23 03:42:31,336 INFO L78 Accepts]: Start accepts. Automaton has 38 states. Word has length 133 [2018-11-23 03:42:31,337 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:31,360 INFO L225 Difference]: With dead ends: 15464 [2018-11-23 03:42:31,360 INFO L226 Difference]: Without dead ends: 8568 [2018-11-23 03:42:31,377 INFO L631 BasicCegarLoop]: 2 DeclaredPredicates, 149 GetRequests, 96 SyntacticMatches, 0 SemanticMatches, 53 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 764 ImplicationChecksByTransitivity, 0.6s TimeCoverageRelationStatistics Valid=355, Invalid=2615, Unknown=0, NotChecked=0, Total=2970 [2018-11-23 03:42:31,384 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 8568 states. [2018-11-23 03:42:32,042 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 8568 to 8471. [2018-11-23 03:42:32,042 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 8471 states. [2018-11-23 03:42:32,056 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 8471 states to 8471 states and 12497 transitions. [2018-11-23 03:42:32,057 INFO L78 Accepts]: Start accepts. Automaton has 8471 states and 12497 transitions. Word has length 133 [2018-11-23 03:42:32,058 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:32,058 INFO L480 AbstractCegarLoop]: Abstraction has 8471 states and 12497 transitions. [2018-11-23 03:42:32,058 INFO L481 AbstractCegarLoop]: Interpolant automaton has 38 states. [2018-11-23 03:42:32,058 INFO L276 IsEmpty]: Start isEmpty. Operand 8471 states and 12497 transitions. [2018-11-23 03:42:32,067 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 134 [2018-11-23 03:42:32,067 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:32,068 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:32,068 INFO L423 AbstractCegarLoop]: === Iteration 21 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:32,068 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:32,068 INFO L82 PathProgramCache]: Analyzing trace with hash 1647304349, now seen corresponding path program 1 times [2018-11-23 03:42:32,068 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:32,069 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:32,069 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:32,069 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:32,069 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:32,080 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:32,128 INFO L134 CoverageAnalysis]: Checked inductivity of 38 backedges. 29 proven. 0 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2018-11-23 03:42:32,128 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:32,129 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:42:32,129 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:32,129 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:42:32,129 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:42:32,129 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:32,129 INFO L87 Difference]: Start difference. First operand 8471 states and 12497 transitions. Second operand 3 states. [2018-11-23 03:42:32,739 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:32,739 INFO L93 Difference]: Finished difference Result 17238 states and 25918 transitions. [2018-11-23 03:42:32,740 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:42:32,740 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 133 [2018-11-23 03:42:32,740 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:32,764 INFO L225 Difference]: With dead ends: 17238 [2018-11-23 03:42:32,764 INFO L226 Difference]: Without dead ends: 9075 [2018-11-23 03:42:32,789 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:32,797 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 9075 states. [2018-11-23 03:42:33,386 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 9075 to 9027. [2018-11-23 03:42:33,387 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 9027 states. [2018-11-23 03:42:33,400 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 9027 states to 9027 states and 13010 transitions. [2018-11-23 03:42:33,402 INFO L78 Accepts]: Start accepts. Automaton has 9027 states and 13010 transitions. Word has length 133 [2018-11-23 03:42:33,402 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:33,402 INFO L480 AbstractCegarLoop]: Abstraction has 9027 states and 13010 transitions. [2018-11-23 03:42:33,402 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:42:33,402 INFO L276 IsEmpty]: Start isEmpty. Operand 9027 states and 13010 transitions. [2018-11-23 03:42:33,411 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 136 [2018-11-23 03:42:33,411 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:33,411 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:33,411 INFO L423 AbstractCegarLoop]: === Iteration 22 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:33,411 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:33,412 INFO L82 PathProgramCache]: Analyzing trace with hash 1482975989, now seen corresponding path program 1 times [2018-11-23 03:42:33,412 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:33,412 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:33,412 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:33,412 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:33,412 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:33,422 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:33,468 INFO L134 CoverageAnalysis]: Checked inductivity of 38 backedges. 29 proven. 0 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2018-11-23 03:42:33,469 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:33,469 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:42:33,469 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:33,469 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:42:33,469 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:42:33,470 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:33,470 INFO L87 Difference]: Start difference. First operand 9027 states and 13010 transitions. Second operand 3 states. [2018-11-23 03:42:34,158 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:34,158 INFO L93 Difference]: Finished difference Result 18552 states and 27227 transitions. [2018-11-23 03:42:34,158 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:42:34,158 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 135 [2018-11-23 03:42:34,159 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:34,185 INFO L225 Difference]: With dead ends: 18552 [2018-11-23 03:42:34,185 INFO L226 Difference]: Without dead ends: 9839 [2018-11-23 03:42:34,215 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:34,225 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 9839 states. [2018-11-23 03:42:34,955 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 9839 to 9527. [2018-11-23 03:42:34,956 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 9527 states. [2018-11-23 03:42:34,979 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 9527 states to 9527 states and 13429 transitions. [2018-11-23 03:42:34,981 INFO L78 Accepts]: Start accepts. Automaton has 9527 states and 13429 transitions. Word has length 135 [2018-11-23 03:42:34,981 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:34,981 INFO L480 AbstractCegarLoop]: Abstraction has 9527 states and 13429 transitions. [2018-11-23 03:42:34,981 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:42:34,982 INFO L276 IsEmpty]: Start isEmpty. Operand 9527 states and 13429 transitions. [2018-11-23 03:42:34,997 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 138 [2018-11-23 03:42:34,997 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:34,998 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:34,998 INFO L423 AbstractCegarLoop]: === Iteration 23 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:34,998 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:34,998 INFO L82 PathProgramCache]: Analyzing trace with hash 1633215901, now seen corresponding path program 1 times [2018-11-23 03:42:34,998 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:34,999 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:34,999 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:34,999 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:35,000 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:35,013 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:35,055 INFO L134 CoverageAnalysis]: Checked inductivity of 38 backedges. 29 proven. 0 refuted. 0 times theorem prover too weak. 9 trivial. 0 not checked. [2018-11-23 03:42:35,056 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:35,056 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:42:35,056 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:35,056 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:42:35,056 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:42:35,057 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:35,057 INFO L87 Difference]: Start difference. First operand 9527 states and 13429 transitions. Second operand 3 states. [2018-11-23 03:42:36,218 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:36,219 INFO L93 Difference]: Finished difference Result 25838 states and 38141 transitions. [2018-11-23 03:42:36,219 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:42:36,219 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 137 [2018-11-23 03:42:36,219 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:36,262 INFO L225 Difference]: With dead ends: 25838 [2018-11-23 03:42:36,262 INFO L226 Difference]: Without dead ends: 16637 [2018-11-23 03:42:36,303 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:36,318 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 16637 states. [2018-11-23 03:42:37,529 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 16637 to 16278. [2018-11-23 03:42:37,529 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 16278 states. [2018-11-23 03:42:37,579 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 16278 states to 16278 states and 23194 transitions. [2018-11-23 03:42:37,583 INFO L78 Accepts]: Start accepts. Automaton has 16278 states and 23194 transitions. Word has length 137 [2018-11-23 03:42:37,583 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:37,583 INFO L480 AbstractCegarLoop]: Abstraction has 16278 states and 23194 transitions. [2018-11-23 03:42:37,583 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:42:37,583 INFO L276 IsEmpty]: Start isEmpty. Operand 16278 states and 23194 transitions. [2018-11-23 03:42:37,614 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 139 [2018-11-23 03:42:37,614 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:37,614 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:37,614 INFO L423 AbstractCegarLoop]: === Iteration 24 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:37,614 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:37,614 INFO L82 PathProgramCache]: Analyzing trace with hash 687619000, now seen corresponding path program 1 times [2018-11-23 03:42:37,615 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:37,615 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:37,615 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:37,615 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:37,615 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:37,624 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:37,677 INFO L134 CoverageAnalysis]: Checked inductivity of 38 backedges. 27 proven. 0 refuted. 0 times theorem prover too weak. 11 trivial. 0 not checked. [2018-11-23 03:42:37,678 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:37,678 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [] total 5 [2018-11-23 03:42:37,678 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:37,678 INFO L459 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-11-23 03:42:37,678 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-11-23 03:42:37,679 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=8, Invalid=12, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:42:37,679 INFO L87 Difference]: Start difference. First operand 16278 states and 23194 transitions. Second operand 5 states. [2018-11-23 03:42:40,407 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:40,407 INFO L93 Difference]: Finished difference Result 48714 states and 72606 transitions. [2018-11-23 03:42:40,407 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:42:40,407 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 138 [2018-11-23 03:42:40,408 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:40,508 INFO L225 Difference]: With dead ends: 48714 [2018-11-23 03:42:40,508 INFO L226 Difference]: Without dead ends: 32468 [2018-11-23 03:42:40,550 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 13 GetRequests, 8 SyntacticMatches, 1 SemanticMatches, 4 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=13, Invalid=17, Unknown=0, NotChecked=0, Total=30 [2018-11-23 03:42:40,575 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 32468 states. [2018-11-23 03:42:42,996 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 32468 to 28689. [2018-11-23 03:42:42,996 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 28689 states. [2018-11-23 03:42:43,140 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 28689 states to 28689 states and 42554 transitions. [2018-11-23 03:42:43,145 INFO L78 Accepts]: Start accepts. Automaton has 28689 states and 42554 transitions. Word has length 138 [2018-11-23 03:42:43,145 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:43,145 INFO L480 AbstractCegarLoop]: Abstraction has 28689 states and 42554 transitions. [2018-11-23 03:42:43,145 INFO L481 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-11-23 03:42:43,145 INFO L276 IsEmpty]: Start isEmpty. Operand 28689 states and 42554 transitions. [2018-11-23 03:42:43,206 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 139 [2018-11-23 03:42:43,207 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:43,207 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:43,207 INFO L423 AbstractCegarLoop]: === Iteration 25 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:43,207 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:43,207 INFO L82 PathProgramCache]: Analyzing trace with hash -1430929100, now seen corresponding path program 1 times [2018-11-23 03:42:43,207 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:43,208 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:43,208 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:43,208 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:43,208 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:43,221 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:43,266 INFO L134 CoverageAnalysis]: Checked inductivity of 38 backedges. 23 proven. 0 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2018-11-23 03:42:43,266 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:43,266 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:42:43,267 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:43,267 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:42:43,267 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:42:43,267 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:43,267 INFO L87 Difference]: Start difference. First operand 28689 states and 42554 transitions. Second operand 3 states. [2018-11-23 03:42:45,719 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:45,719 INFO L93 Difference]: Finished difference Result 43466 states and 66822 transitions. [2018-11-23 03:42:45,720 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:42:45,720 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 138 [2018-11-23 03:42:45,720 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:45,775 INFO L225 Difference]: With dead ends: 43466 [2018-11-23 03:42:45,775 INFO L226 Difference]: Without dead ends: 28429 [2018-11-23 03:42:45,842 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:45,862 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 28429 states. [2018-11-23 03:42:47,971 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 28429 to 28029. [2018-11-23 03:42:47,971 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 28029 states. [2018-11-23 03:42:48,087 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 28029 states to 28029 states and 41374 transitions. [2018-11-23 03:42:48,093 INFO L78 Accepts]: Start accepts. Automaton has 28029 states and 41374 transitions. Word has length 138 [2018-11-23 03:42:48,093 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:48,093 INFO L480 AbstractCegarLoop]: Abstraction has 28029 states and 41374 transitions. [2018-11-23 03:42:48,093 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:42:48,093 INFO L276 IsEmpty]: Start isEmpty. Operand 28029 states and 41374 transitions. [2018-11-23 03:42:48,152 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 141 [2018-11-23 03:42:48,152 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:48,153 INFO L402 BasicCegarLoop]: trace histogram [4, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:48,153 INFO L423 AbstractCegarLoop]: === Iteration 26 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:48,153 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:48,153 INFO L82 PathProgramCache]: Analyzing trace with hash 1140089527, now seen corresponding path program 1 times [2018-11-23 03:42:48,153 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:48,154 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:48,154 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:48,154 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:48,154 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:48,166 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:48,227 INFO L134 CoverageAnalysis]: Checked inductivity of 40 backedges. 13 proven. 27 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked. [2018-11-23 03:42:48,227 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:42:48,227 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:42:48,228 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 141 with the following transitions: [2018-11-23 03:42:48,228 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [126], [129], [132], [139], [142], [145], [152], [155], [161], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [485], [487], [492], [498], [504], [510], [514], [520], [523], [544], [549], [556], [561], [568], [573], [582], [588], [594], [600], [606], [610], [616], [649], [665], [667], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:42:48,230 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:42:48,230 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:42:48,752 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-11-23 03:42:48,752 INFO L272 AbstractInterpreter]: Visited 117 different actions 843 times. Merged at 52 different actions 261 times. Never widened. Performed 14355 root evaluator evaluations with a maximum evaluation depth of 3. Performed 14355 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 51 fixpoints after 12 different actions. Largest state had 67 variables. [2018-11-23 03:42:48,756 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:48,757 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-11-23 03:42:48,758 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:42:48,758 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 2 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-11-23 03:42:48,976 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:48,976 INFO L286 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-11-23 03:42:49,100 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:49,113 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 03:42:49,178 INFO L134 CoverageAnalysis]: Checked inductivity of 40 backedges. 25 proven. 0 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2018-11-23 03:42:49,179 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 03:42:49,286 INFO L134 CoverageAnalysis]: Checked inductivity of 40 backedges. 25 proven. 0 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2018-11-23 03:42:49,319 INFO L312 seRefinementStrategy]: Constructing automaton from 2 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:42:49,320 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3, 3] imperfect sequences [7] total 9 [2018-11-23 03:42:49,320 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:49,320 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:42:49,320 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:42:49,320 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=21, Invalid=51, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:42:49,321 INFO L87 Difference]: Start difference. First operand 28029 states and 41374 transitions. Second operand 3 states. [2018-11-23 03:42:51,676 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:51,676 INFO L93 Difference]: Finished difference Result 51821 states and 78540 transitions. [2018-11-23 03:42:51,676 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:42:51,676 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 140 [2018-11-23 03:42:51,676 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:51,747 INFO L225 Difference]: With dead ends: 51821 [2018-11-23 03:42:51,747 INFO L226 Difference]: Without dead ends: 19022 [2018-11-23 03:42:51,901 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 289 GetRequests, 282 SyntacticMatches, 0 SemanticMatches, 7 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=21, Invalid=51, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:42:51,915 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 19022 states. [2018-11-23 03:42:53,672 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 19022 to 18795. [2018-11-23 03:42:53,672 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 18795 states. [2018-11-23 03:42:53,726 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 18795 states to 18795 states and 26833 transitions. [2018-11-23 03:42:53,730 INFO L78 Accepts]: Start accepts. Automaton has 18795 states and 26833 transitions. Word has length 140 [2018-11-23 03:42:53,731 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:53,731 INFO L480 AbstractCegarLoop]: Abstraction has 18795 states and 26833 transitions. [2018-11-23 03:42:53,731 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:42:53,731 INFO L276 IsEmpty]: Start isEmpty. Operand 18795 states and 26833 transitions. [2018-11-23 03:42:53,759 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 154 [2018-11-23 03:42:53,759 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:53,759 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:53,760 INFO L423 AbstractCegarLoop]: === Iteration 27 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:53,760 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:53,760 INFO L82 PathProgramCache]: Analyzing trace with hash 468448788, now seen corresponding path program 1 times [2018-11-23 03:42:53,760 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:53,761 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:53,761 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:53,761 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:53,761 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:53,772 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:53,813 INFO L134 CoverageAnalysis]: Checked inductivity of 62 backedges. 41 proven. 0 refuted. 0 times theorem prover too weak. 21 trivial. 0 not checked. [2018-11-23 03:42:53,813 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:53,813 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:42:53,814 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:53,814 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:42:53,814 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:42:53,814 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:42:53,814 INFO L87 Difference]: Start difference. First operand 18795 states and 26833 transitions. Second operand 4 states. [2018-11-23 03:42:56,232 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:42:56,232 INFO L93 Difference]: Finished difference Result 38286 states and 54980 transitions. [2018-11-23 03:42:56,233 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:42:56,233 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 153 [2018-11-23 03:42:56,233 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:42:56,315 INFO L225 Difference]: With dead ends: 38286 [2018-11-23 03:42:56,315 INFO L226 Difference]: Without dead ends: 26048 [2018-11-23 03:42:56,363 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 7 GetRequests, 4 SyntacticMatches, 0 SemanticMatches, 3 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=11, Unknown=0, NotChecked=0, Total=20 [2018-11-23 03:42:56,383 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 26048 states. [2018-11-23 03:42:58,643 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 26048 to 24283. [2018-11-23 03:42:58,643 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 24283 states. [2018-11-23 03:42:58,711 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 24283 states to 24283 states and 34375 transitions. [2018-11-23 03:42:58,715 INFO L78 Accepts]: Start accepts. Automaton has 24283 states and 34375 transitions. Word has length 153 [2018-11-23 03:42:58,716 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:42:58,716 INFO L480 AbstractCegarLoop]: Abstraction has 24283 states and 34375 transitions. [2018-11-23 03:42:58,716 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:42:58,716 INFO L276 IsEmpty]: Start isEmpty. Operand 24283 states and 34375 transitions. [2018-11-23 03:42:58,758 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 164 [2018-11-23 03:42:58,758 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:42:58,758 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:42:58,758 INFO L423 AbstractCegarLoop]: === Iteration 28 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:42:58,758 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:42:58,758 INFO L82 PathProgramCache]: Analyzing trace with hash -1214380161, now seen corresponding path program 1 times [2018-11-23 03:42:58,759 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:42:58,759 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:58,759 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:42:58,759 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:42:58,759 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:42:58,768 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:42:58,802 INFO L134 CoverageAnalysis]: Checked inductivity of 62 backedges. 48 proven. 0 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2018-11-23 03:42:58,802 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:42:58,802 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:42:58,802 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:42:58,803 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:42:58,803 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:42:58,803 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:42:58,803 INFO L87 Difference]: Start difference. First operand 24283 states and 34375 transitions. Second operand 3 states. [2018-11-23 03:43:01,469 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:01,469 INFO L93 Difference]: Finished difference Result 52289 states and 76115 transitions. [2018-11-23 03:43:01,469 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:43:01,469 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 163 [2018-11-23 03:43:01,470 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:01,567 INFO L225 Difference]: With dead ends: 52289 [2018-11-23 03:43:01,567 INFO L226 Difference]: Without dead ends: 29615 [2018-11-23 03:43:01,888 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:43:01,905 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 29615 states. [2018-11-23 03:43:04,416 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 29615 to 29572. [2018-11-23 03:43:04,416 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 29572 states. [2018-11-23 03:43:04,515 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 29572 states to 29572 states and 41429 transitions. [2018-11-23 03:43:04,519 INFO L78 Accepts]: Start accepts. Automaton has 29572 states and 41429 transitions. Word has length 163 [2018-11-23 03:43:04,519 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:04,519 INFO L480 AbstractCegarLoop]: Abstraction has 29572 states and 41429 transitions. [2018-11-23 03:43:04,519 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:43:04,519 INFO L276 IsEmpty]: Start isEmpty. Operand 29572 states and 41429 transitions. [2018-11-23 03:43:04,570 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 162 [2018-11-23 03:43:04,570 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:04,570 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:04,570 INFO L423 AbstractCegarLoop]: === Iteration 29 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:04,570 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:04,571 INFO L82 PathProgramCache]: Analyzing trace with hash -1888536094, now seen corresponding path program 1 times [2018-11-23 03:43:04,571 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:04,571 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:04,571 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:04,571 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:04,571 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:04,580 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:04,623 INFO L134 CoverageAnalysis]: Checked inductivity of 62 backedges. 41 proven. 9 refuted. 0 times theorem prover too weak. 12 trivial. 0 not checked. [2018-11-23 03:43:04,623 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:04,623 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:04,623 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 162 with the following transitions: [2018-11-23 03:43:04,624 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [119], [126], [129], [132], [135], [139], [142], [145], [148], [152], [155], [161], [165], [168], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [502], [508], [514], [520], [523], [544], [549], [556], [561], [568], [573], [580], [586], [594], [598], [604], [610], [616], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:04,625 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:04,625 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:04,697 INFO L266 AbstractInterpreter]: Error location(s) were unreachable [2018-11-23 03:43:04,697 INFO L272 AbstractInterpreter]: Visited 72 different actions 127 times. Merged at 11 different actions 24 times. Never widened. Performed 2444 root evaluator evaluations with a maximum evaluation depth of 3. Performed 2444 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 1 fixpoints after 1 different actions. Largest state had 68 variables. [2018-11-23 03:43:04,699 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:04,699 INFO L398 sIntCurrentIteration]: Generating AbsInt predicates [2018-11-23 03:43:04,810 INFO L227 lantSequenceWeakener]: Weakened 96 states. On average, predicates are now at 78.54% of their original sizes. [2018-11-23 03:43:04,810 INFO L413 sIntCurrentIteration]: Unifying AI predicates [2018-11-23 03:43:05,329 INFO L415 sIntCurrentIteration]: We unified 160 AI predicates to 160 [2018-11-23 03:43:05,330 INFO L424 sIntCurrentIteration]: Finished generation of AbsInt predicates [2018-11-23 03:43:05,330 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:43:05,330 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [42] imperfect sequences [5] total 45 [2018-11-23 03:43:05,330 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:05,330 INFO L459 AbstractCegarLoop]: Interpolant automaton has 42 states [2018-11-23 03:43:05,331 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 42 interpolants. [2018-11-23 03:43:05,331 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=213, Invalid=1509, Unknown=0, NotChecked=0, Total=1722 [2018-11-23 03:43:05,331 INFO L87 Difference]: Start difference. First operand 29572 states and 41429 transitions. Second operand 42 states. [2018-11-23 03:43:15,060 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:15,060 INFO L93 Difference]: Finished difference Result 56119 states and 78857 transitions. [2018-11-23 03:43:15,060 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 45 states. [2018-11-23 03:43:15,060 INFO L78 Accepts]: Start accepts. Automaton has 42 states. Word has length 161 [2018-11-23 03:43:15,060 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:15,274 INFO L225 Difference]: With dead ends: 56119 [2018-11-23 03:43:15,274 INFO L226 Difference]: Without dead ends: 29832 [2018-11-23 03:43:15,337 INFO L631 BasicCegarLoop]: 2 DeclaredPredicates, 195 GetRequests, 120 SyntacticMatches, 0 SemanticMatches, 75 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1846 ImplicationChecksByTransitivity, 1.0s TimeCoverageRelationStatistics Valid=816, Invalid=5036, Unknown=0, NotChecked=0, Total=5852 [2018-11-23 03:43:15,357 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 29832 states. [2018-11-23 03:43:17,797 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 29832 to 29632. [2018-11-23 03:43:17,797 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 29632 states. [2018-11-23 03:43:17,908 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 29632 states to 29632 states and 41311 transitions. [2018-11-23 03:43:17,913 INFO L78 Accepts]: Start accepts. Automaton has 29632 states and 41311 transitions. Word has length 161 [2018-11-23 03:43:17,913 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:17,913 INFO L480 AbstractCegarLoop]: Abstraction has 29632 states and 41311 transitions. [2018-11-23 03:43:17,913 INFO L481 AbstractCegarLoop]: Interpolant automaton has 42 states. [2018-11-23 03:43:17,913 INFO L276 IsEmpty]: Start isEmpty. Operand 29632 states and 41311 transitions. [2018-11-23 03:43:17,968 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 164 [2018-11-23 03:43:17,968 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:17,969 INFO L402 BasicCegarLoop]: trace histogram [5, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:17,969 INFO L423 AbstractCegarLoop]: === Iteration 30 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:17,969 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:17,969 INFO L82 PathProgramCache]: Analyzing trace with hash 1183244368, now seen corresponding path program 1 times [2018-11-23 03:43:17,969 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:17,970 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:17,970 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:17,970 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:17,970 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:17,980 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:18,049 INFO L134 CoverageAnalysis]: Checked inductivity of 62 backedges. 40 proven. 9 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2018-11-23 03:43:18,049 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:18,049 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:18,050 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 164 with the following transitions: [2018-11-23 03:43:18,050 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [92], [94], [99], [104], [109], [113], [116], [122], [126], [129], [132], [139], [142], [145], [148], [152], [155], [161], [165], [168], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [502], [508], [514], [520], [523], [544], [549], [556], [561], [568], [571], [580], [586], [594], [598], [604], [610], [618], [621], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:18,051 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:18,052 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:18,109 INFO L266 AbstractInterpreter]: Error location(s) were unreachable [2018-11-23 03:43:18,110 INFO L272 AbstractInterpreter]: Visited 71 different actions 96 times. Merged at 7 different actions 12 times. Never widened. Performed 1569 root evaluator evaluations with a maximum evaluation depth of 3. Performed 1569 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Never found a fixpoint. Largest state had 68 variables. [2018-11-23 03:43:18,116 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:18,117 INFO L398 sIntCurrentIteration]: Generating AbsInt predicates [2018-11-23 03:43:18,202 INFO L227 lantSequenceWeakener]: Weakened 96 states. On average, predicates are now at 77.9% of their original sizes. [2018-11-23 03:43:18,202 INFO L413 sIntCurrentIteration]: Unifying AI predicates [2018-11-23 03:43:18,593 INFO L415 sIntCurrentIteration]: We unified 162 AI predicates to 162 [2018-11-23 03:43:18,593 INFO L424 sIntCurrentIteration]: Finished generation of AbsInt predicates [2018-11-23 03:43:18,593 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:43:18,593 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [38] imperfect sequences [5] total 41 [2018-11-23 03:43:18,593 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:18,594 INFO L459 AbstractCegarLoop]: Interpolant automaton has 38 states [2018-11-23 03:43:18,594 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 38 interpolants. [2018-11-23 03:43:18,594 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=162, Invalid=1244, Unknown=0, NotChecked=0, Total=1406 [2018-11-23 03:43:18,595 INFO L87 Difference]: Start difference. First operand 29632 states and 41311 transitions. Second operand 38 states. [2018-11-23 03:43:25,872 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:25,873 INFO L93 Difference]: Finished difference Result 50443 states and 71091 transitions. [2018-11-23 03:43:25,873 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 28 states. [2018-11-23 03:43:25,873 INFO L78 Accepts]: Start accepts. Automaton has 38 states. Word has length 163 [2018-11-23 03:43:25,873 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:25,976 INFO L225 Difference]: With dead ends: 50443 [2018-11-23 03:43:25,976 INFO L226 Difference]: Without dead ends: 29610 [2018-11-23 03:43:26,062 INFO L631 BasicCegarLoop]: 2 DeclaredPredicates, 181 GetRequests, 126 SyntacticMatches, 0 SemanticMatches, 55 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 926 ImplicationChecksByTransitivity, 0.6s TimeCoverageRelationStatistics Valid=419, Invalid=2773, Unknown=0, NotChecked=0, Total=3192 [2018-11-23 03:43:26,084 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 29610 states. [2018-11-23 03:43:29,642 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 29610 to 29546. [2018-11-23 03:43:29,642 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 29546 states. [2018-11-23 03:43:29,752 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 29546 states to 29546 states and 41187 transitions. [2018-11-23 03:43:29,756 INFO L78 Accepts]: Start accepts. Automaton has 29546 states and 41187 transitions. Word has length 163 [2018-11-23 03:43:29,756 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:29,756 INFO L480 AbstractCegarLoop]: Abstraction has 29546 states and 41187 transitions. [2018-11-23 03:43:29,756 INFO L481 AbstractCegarLoop]: Interpolant automaton has 38 states. [2018-11-23 03:43:29,757 INFO L276 IsEmpty]: Start isEmpty. Operand 29546 states and 41187 transitions. [2018-11-23 03:43:29,813 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 165 [2018-11-23 03:43:29,813 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:29,813 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:29,813 INFO L423 AbstractCegarLoop]: === Iteration 31 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:29,813 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:29,814 INFO L82 PathProgramCache]: Analyzing trace with hash 971816550, now seen corresponding path program 1 times [2018-11-23 03:43:29,814 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:29,814 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:29,814 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:29,814 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:29,814 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:29,822 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:29,863 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 41 proven. 5 refuted. 0 times theorem prover too weak. 17 trivial. 0 not checked. [2018-11-23 03:43:29,863 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:29,863 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:29,863 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 165 with the following transitions: [2018-11-23 03:43:29,864 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [119], [126], [129], [132], [135], [139], [142], [145], [148], [152], [155], [158], [161], [165], [168], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [502], [508], [514], [520], [523], [544], [549], [556], [561], [568], [573], [580], [586], [594], [598], [604], [610], [618], [623], [626], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:29,865 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:29,866 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:30,035 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-11-23 03:43:30,036 INFO L272 AbstractInterpreter]: Visited 92 different actions 307 times. Merged at 23 different actions 73 times. Never widened. Performed 5174 root evaluator evaluations with a maximum evaluation depth of 3. Performed 5174 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 25 fixpoints after 9 different actions. Largest state had 68 variables. [2018-11-23 03:43:30,038 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:30,038 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-11-23 03:43:30,038 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:30,038 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 3 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 3 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-11-23 03:43:30,046 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:30,046 INFO L286 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-11-23 03:43:30,120 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:30,126 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 03:43:30,156 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 49 proven. 0 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2018-11-23 03:43:30,156 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 03:43:30,194 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 48 proven. 0 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2018-11-23 03:43:30,212 INFO L312 seRefinementStrategy]: Constructing automaton from 2 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:43:30,212 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3, 3] imperfect sequences [5] total 6 [2018-11-23 03:43:30,212 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:30,212 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:43:30,212 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:43:30,213 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=9, Invalid=21, Unknown=0, NotChecked=0, Total=30 [2018-11-23 03:43:30,213 INFO L87 Difference]: Start difference. First operand 29546 states and 41187 transitions. Second operand 3 states. [2018-11-23 03:43:31,897 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:31,897 INFO L93 Difference]: Finished difference Result 44807 states and 63390 transitions. [2018-11-23 03:43:31,897 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:43:31,897 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 164 [2018-11-23 03:43:31,897 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:31,958 INFO L225 Difference]: With dead ends: 44807 [2018-11-23 03:43:31,958 INFO L226 Difference]: Without dead ends: 17704 [2018-11-23 03:43:32,097 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 334 GetRequests, 330 SyntacticMatches, 0 SemanticMatches, 4 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=21, Unknown=0, NotChecked=0, Total=30 [2018-11-23 03:43:32,110 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 17704 states. [2018-11-23 03:43:33,627 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 17704 to 17645. [2018-11-23 03:43:33,627 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 17645 states. [2018-11-23 03:43:33,671 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 17645 states to 17645 states and 23840 transitions. [2018-11-23 03:43:33,673 INFO L78 Accepts]: Start accepts. Automaton has 17645 states and 23840 transitions. Word has length 164 [2018-11-23 03:43:33,673 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:33,674 INFO L480 AbstractCegarLoop]: Abstraction has 17645 states and 23840 transitions. [2018-11-23 03:43:33,674 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:43:33,674 INFO L276 IsEmpty]: Start isEmpty. Operand 17645 states and 23840 transitions. [2018-11-23 03:43:33,694 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 164 [2018-11-23 03:43:33,694 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:33,695 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:33,695 INFO L423 AbstractCegarLoop]: === Iteration 32 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:33,695 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:33,695 INFO L82 PathProgramCache]: Analyzing trace with hash 868301488, now seen corresponding path program 1 times [2018-11-23 03:43:33,695 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:33,696 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:33,696 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:33,696 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:33,696 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:33,703 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:33,755 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 41 proven. 5 refuted. 0 times theorem prover too weak. 17 trivial. 0 not checked. [2018-11-23 03:43:33,755 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:33,755 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:33,755 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 164 with the following transitions: [2018-11-23 03:43:33,756 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [119], [126], [129], [132], [135], [139], [142], [145], [148], [152], [155], [158], [161], [165], [168], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [502], [508], [514], [520], [523], [544], [549], [556], [561], [568], [571], [580], [586], [594], [598], [604], [610], [618], [621], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:33,757 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:33,757 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:33,990 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-11-23 03:43:33,990 INFO L272 AbstractInterpreter]: Visited 92 different actions 346 times. Merged at 23 different actions 85 times. Never widened. Performed 6215 root evaluator evaluations with a maximum evaluation depth of 3. Performed 6215 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 27 fixpoints after 10 different actions. Largest state had 68 variables. [2018-11-23 03:43:33,992 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:33,992 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-11-23 03:43:33,993 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:33,993 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 4 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-11-23 03:43:34,001 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:34,001 INFO L286 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-11-23 03:43:34,081 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:34,086 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 03:43:34,116 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 50 proven. 0 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2018-11-23 03:43:34,116 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 03:43:34,157 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 49 proven. 0 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2018-11-23 03:43:34,176 INFO L312 seRefinementStrategy]: Constructing automaton from 2 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:43:34,176 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3, 3] imperfect sequences [5] total 6 [2018-11-23 03:43:34,176 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:34,176 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:43:34,176 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:43:34,176 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=9, Invalid=21, Unknown=0, NotChecked=0, Total=30 [2018-11-23 03:43:34,177 INFO L87 Difference]: Start difference. First operand 17645 states and 23840 transitions. Second operand 3 states. [2018-11-23 03:43:35,035 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:35,036 INFO L93 Difference]: Finished difference Result 27148 states and 36551 transitions. [2018-11-23 03:43:35,036 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:43:35,036 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 163 [2018-11-23 03:43:35,036 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:35,060 INFO L225 Difference]: With dead ends: 27148 [2018-11-23 03:43:35,061 INFO L226 Difference]: Without dead ends: 10563 [2018-11-23 03:43:35,107 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 332 GetRequests, 328 SyntacticMatches, 0 SemanticMatches, 4 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=9, Invalid=21, Unknown=0, NotChecked=0, Total=30 [2018-11-23 03:43:35,114 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 10563 states. [2018-11-23 03:43:35,822 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 10563 to 10263. [2018-11-23 03:43:35,822 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 10263 states. [2018-11-23 03:43:35,838 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 10263 states to 10263 states and 12793 transitions. [2018-11-23 03:43:35,839 INFO L78 Accepts]: Start accepts. Automaton has 10263 states and 12793 transitions. Word has length 163 [2018-11-23 03:43:35,840 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:35,840 INFO L480 AbstractCegarLoop]: Abstraction has 10263 states and 12793 transitions. [2018-11-23 03:43:35,840 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:43:35,840 INFO L276 IsEmpty]: Start isEmpty. Operand 10263 states and 12793 transitions. [2018-11-23 03:43:35,847 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 163 [2018-11-23 03:43:35,848 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:35,848 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:35,848 INFO L423 AbstractCegarLoop]: === Iteration 33 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:35,848 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:35,848 INFO L82 PathProgramCache]: Analyzing trace with hash -1372504727, now seen corresponding path program 1 times [2018-11-23 03:43:35,848 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:35,849 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:35,849 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:35,849 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:35,849 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:35,857 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:35,903 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 41 proven. 5 refuted. 0 times theorem prover too weak. 17 trivial. 0 not checked. [2018-11-23 03:43:35,903 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:35,903 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:35,903 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 163 with the following transitions: [2018-11-23 03:43:35,903 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [119], [126], [129], [132], [135], [139], [142], [145], [148], [152], [155], [158], [161], [165], [168], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [502], [508], [514], [520], [523], [544], [549], [556], [561], [568], [571], [580], [586], [594], [598], [604], [610], [616], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:35,905 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:35,905 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:36,065 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-11-23 03:43:36,065 INFO L272 AbstractInterpreter]: Visited 92 different actions 305 times. Merged at 23 different actions 74 times. Never widened. Performed 4807 root evaluator evaluations with a maximum evaluation depth of 3. Performed 4807 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 24 fixpoints after 9 different actions. Largest state had 68 variables. [2018-11-23 03:43:36,067 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:36,067 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-11-23 03:43:36,067 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:36,067 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 5 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 5 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-11-23 03:43:36,075 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:36,075 INFO L286 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-11-23 03:43:36,147 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:36,153 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 03:43:36,208 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 42 proven. 0 refuted. 0 times theorem prover too weak. 21 trivial. 0 not checked. [2018-11-23 03:43:36,208 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 03:43:36,289 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 41 proven. 0 refuted. 0 times theorem prover too weak. 22 trivial. 0 not checked. [2018-11-23 03:43:36,307 INFO L312 seRefinementStrategy]: Constructing automaton from 2 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:43:36,308 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4, 4] imperfect sequences [5] total 9 [2018-11-23 03:43:36,308 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:36,308 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:43:36,308 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:43:36,309 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=19, Invalid=53, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:43:36,309 INFO L87 Difference]: Start difference. First operand 10263 states and 12793 transitions. Second operand 4 states. [2018-11-23 03:43:37,031 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:37,031 INFO L93 Difference]: Finished difference Result 17060 states and 21723 transitions. [2018-11-23 03:43:37,031 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:43:37,031 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 162 [2018-11-23 03:43:37,032 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:37,056 INFO L225 Difference]: With dead ends: 17060 [2018-11-23 03:43:37,056 INFO L226 Difference]: Without dead ends: 9358 [2018-11-23 03:43:37,070 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 332 GetRequests, 324 SyntacticMatches, 0 SemanticMatches, 8 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=25, Invalid=65, Unknown=0, NotChecked=0, Total=90 [2018-11-23 03:43:37,077 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 9358 states. [2018-11-23 03:43:37,636 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 9358 to 8367. [2018-11-23 03:43:37,636 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 8367 states. [2018-11-23 03:43:37,650 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 8367 states to 8367 states and 10517 transitions. [2018-11-23 03:43:37,651 INFO L78 Accepts]: Start accepts. Automaton has 8367 states and 10517 transitions. Word has length 162 [2018-11-23 03:43:37,651 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:37,651 INFO L480 AbstractCegarLoop]: Abstraction has 8367 states and 10517 transitions. [2018-11-23 03:43:37,651 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:43:37,651 INFO L276 IsEmpty]: Start isEmpty. Operand 8367 states and 10517 transitions. [2018-11-23 03:43:37,656 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 163 [2018-11-23 03:43:37,656 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:37,657 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:37,657 INFO L423 AbstractCegarLoop]: === Iteration 34 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:37,657 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:37,657 INFO L82 PathProgramCache]: Analyzing trace with hash -1201873043, now seen corresponding path program 1 times [2018-11-23 03:43:37,657 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:37,658 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:37,658 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:37,658 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:37,658 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:37,670 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:37,715 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 41 proven. 5 refuted. 0 times theorem prover too weak. 17 trivial. 0 not checked. [2018-11-23 03:43:37,715 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:37,716 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:37,716 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 163 with the following transitions: [2018-11-23 03:43:37,716 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [119], [126], [129], [132], [135], [139], [142], [145], [148], [152], [155], [158], [161], [165], [168], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [504], [508], [514], [520], [523], [544], [549], [556], [561], [568], [571], [580], [588], [594], [598], [604], [610], [616], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:37,717 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:37,718 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:37,831 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-11-23 03:43:37,832 INFO L272 AbstractInterpreter]: Visited 92 different actions 250 times. Merged at 23 different actions 57 times. Never widened. Performed 3406 root evaluator evaluations with a maximum evaluation depth of 3. Performed 3406 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 20 fixpoints after 9 different actions. Largest state had 68 variables. [2018-11-23 03:43:37,833 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:37,833 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-11-23 03:43:37,833 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:37,833 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 6 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-11-23 03:43:37,841 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:37,841 INFO L286 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-11-23 03:43:37,928 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:37,935 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 03:43:37,975 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 42 proven. 0 refuted. 0 times theorem prover too weak. 21 trivial. 0 not checked. [2018-11-23 03:43:37,975 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 03:43:38,100 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 41 proven. 0 refuted. 0 times theorem prover too weak. 22 trivial. 0 not checked. [2018-11-23 03:43:38,119 INFO L312 seRefinementStrategy]: Constructing automaton from 2 perfect and 1 imperfect interpolant sequences. [2018-11-23 03:43:38,119 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4, 4] imperfect sequences [5] total 8 [2018-11-23 03:43:38,119 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:38,119 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:43:38,120 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:43:38,120 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=15, Invalid=41, Unknown=0, NotChecked=0, Total=56 [2018-11-23 03:43:38,120 INFO L87 Difference]: Start difference. First operand 8367 states and 10517 transitions. Second operand 4 states. [2018-11-23 03:43:38,720 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:38,720 INFO L93 Difference]: Finished difference Result 12207 states and 15156 transitions. [2018-11-23 03:43:38,720 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:43:38,720 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 162 [2018-11-23 03:43:38,721 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:38,731 INFO L225 Difference]: With dead ends: 12207 [2018-11-23 03:43:38,731 INFO L226 Difference]: Without dead ends: 5288 [2018-11-23 03:43:38,741 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 332 GetRequests, 320 SyntacticMatches, 5 SemanticMatches, 7 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 1 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=20, Invalid=52, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:43:38,745 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 5288 states. [2018-11-23 03:43:39,115 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 5288 to 4593. [2018-11-23 03:43:39,115 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 4593 states. [2018-11-23 03:43:39,121 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 4593 states to 4593 states and 5464 transitions. [2018-11-23 03:43:39,122 INFO L78 Accepts]: Start accepts. Automaton has 4593 states and 5464 transitions. Word has length 162 [2018-11-23 03:43:39,123 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:39,123 INFO L480 AbstractCegarLoop]: Abstraction has 4593 states and 5464 transitions. [2018-11-23 03:43:39,123 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:43:39,123 INFO L276 IsEmpty]: Start isEmpty. Operand 4593 states and 5464 transitions. [2018-11-23 03:43:39,126 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 168 [2018-11-23 03:43:39,126 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:39,126 INFO L402 BasicCegarLoop]: trace histogram [5, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:39,127 INFO L423 AbstractCegarLoop]: === Iteration 35 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:39,127 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:39,127 INFO L82 PathProgramCache]: Analyzing trace with hash 2076745615, now seen corresponding path program 1 times [2018-11-23 03:43:39,127 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:39,128 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:39,128 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:39,128 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:39,128 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:39,135 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:39,182 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 40 proven. 9 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2018-11-23 03:43:39,182 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:39,182 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:39,182 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 168 with the following transitions: [2018-11-23 03:43:39,183 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [92], [94], [99], [104], [109], [113], [116], [122], [126], [129], [132], [139], [142], [145], [148], [152], [155], [158], [161], [165], [168], [174], [179], [184], [187], [198], [200], [204], [215], [217], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [504], [508], [514], [520], [523], [544], [549], [556], [561], [568], [573], [580], [588], [594], [600], [604], [610], [616], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:39,184 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:39,184 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:39,250 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-11-23 03:43:39,250 INFO L272 AbstractInterpreter]: Visited 82 different actions 143 times. Merged at 19 different actions 28 times. Never widened. Performed 2108 root evaluator evaluations with a maximum evaluation depth of 3. Performed 2108 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 9 fixpoints after 6 different actions. Largest state had 68 variables. [2018-11-23 03:43:39,252 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:39,252 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-11-23 03:43:39,253 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:39,253 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 7 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 7 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-11-23 03:43:39,262 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:39,262 INFO L286 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-11-23 03:43:39,343 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:39,348 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 03:43:39,398 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 41 proven. 9 refuted. 0 times theorem prover too weak. 13 trivial. 0 not checked. [2018-11-23 03:43:39,398 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 03:43:39,514 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 49 proven. 0 refuted. 0 times theorem prover too weak. 14 trivial. 0 not checked. [2018-11-23 03:43:39,533 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 2 imperfect interpolant sequences. [2018-11-23 03:43:39,534 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [5, 5] total 9 [2018-11-23 03:43:39,534 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:39,534 INFO L459 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-11-23 03:43:39,534 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-11-23 03:43:39,534 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:43:39,535 INFO L87 Difference]: Start difference. First operand 4593 states and 5464 transitions. Second operand 5 states. [2018-11-23 03:43:40,013 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:40,014 INFO L93 Difference]: Finished difference Result 8308 states and 9855 transitions. [2018-11-23 03:43:40,014 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:43:40,014 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 167 [2018-11-23 03:43:40,014 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:40,023 INFO L225 Difference]: With dead ends: 8308 [2018-11-23 03:43:40,023 INFO L226 Difference]: Without dead ends: 4301 [2018-11-23 03:43:40,028 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 340 GetRequests, 329 SyntacticMatches, 4 SemanticMatches, 7 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 16 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:43:40,031 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 4301 states. [2018-11-23 03:43:40,339 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 4301 to 4102. [2018-11-23 03:43:40,340 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 4102 states. [2018-11-23 03:43:40,345 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 4102 states to 4102 states and 4821 transitions. [2018-11-23 03:43:40,345 INFO L78 Accepts]: Start accepts. Automaton has 4102 states and 4821 transitions. Word has length 167 [2018-11-23 03:43:40,346 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:40,346 INFO L480 AbstractCegarLoop]: Abstraction has 4102 states and 4821 transitions. [2018-11-23 03:43:40,346 INFO L481 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-11-23 03:43:40,346 INFO L276 IsEmpty]: Start isEmpty. Operand 4102 states and 4821 transitions. [2018-11-23 03:43:40,349 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 168 [2018-11-23 03:43:40,349 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:40,350 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:40,350 INFO L423 AbstractCegarLoop]: === Iteration 36 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:40,350 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:40,350 INFO L82 PathProgramCache]: Analyzing trace with hash -113274380, now seen corresponding path program 1 times [2018-11-23 03:43:40,350 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:40,351 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:40,351 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:40,351 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:40,351 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:40,359 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:40,403 INFO L134 CoverageAnalysis]: Checked inductivity of 65 backedges. 42 proven. 7 refuted. 0 times theorem prover too weak. 16 trivial. 0 not checked. [2018-11-23 03:43:40,403 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:40,403 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:40,403 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 168 with the following transitions: [2018-11-23 03:43:40,404 INFO L202 CegarAbsIntRunner]: [4], [7], [18], [20], [24], [35], [37], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [119], [126], [129], [132], [135], [139], [142], [145], [152], [155], [158], [161], [165], [168], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [504], [508], [514], [520], [523], [544], [549], [556], [561], [568], [573], [580], [588], [594], [600], [604], [610], [616], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:40,405 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:40,405 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:40,483 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-11-23 03:43:40,483 INFO L272 AbstractInterpreter]: Visited 84 different actions 147 times. Merged at 18 different actions 28 times. Never widened. Performed 2019 root evaluator evaluations with a maximum evaluation depth of 3. Performed 2019 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 7 fixpoints after 6 different actions. Largest state had 68 variables. [2018-11-23 03:43:40,484 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:40,484 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-11-23 03:43:40,484 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:40,484 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 8 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-11-23 03:43:40,493 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:40,493 INFO L286 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-11-23 03:43:40,575 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:40,579 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 03:43:40,619 INFO L134 CoverageAnalysis]: Checked inductivity of 65 backedges. 43 proven. 7 refuted. 0 times theorem prover too weak. 15 trivial. 0 not checked. [2018-11-23 03:43:40,619 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 03:43:40,696 INFO L134 CoverageAnalysis]: Checked inductivity of 65 backedges. 49 proven. 0 refuted. 0 times theorem prover too weak. 16 trivial. 0 not checked. [2018-11-23 03:43:40,714 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 2 imperfect interpolant sequences. [2018-11-23 03:43:40,714 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [5, 5] total 9 [2018-11-23 03:43:40,714 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:40,715 INFO L459 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-11-23 03:43:40,715 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-11-23 03:43:40,715 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:43:40,715 INFO L87 Difference]: Start difference. First operand 4102 states and 4821 transitions. Second operand 5 states. [2018-11-23 03:43:41,123 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:41,123 INFO L93 Difference]: Finished difference Result 7411 states and 8722 transitions. [2018-11-23 03:43:41,123 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:43:41,123 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 167 [2018-11-23 03:43:41,123 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:41,130 INFO L225 Difference]: With dead ends: 7411 [2018-11-23 03:43:41,130 INFO L226 Difference]: Without dead ends: 3787 [2018-11-23 03:43:41,135 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 340 GetRequests, 329 SyntacticMatches, 4 SemanticMatches, 7 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 16 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:43:41,137 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 3787 states. [2018-11-23 03:43:41,410 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 3787 to 3717. [2018-11-23 03:43:41,410 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 3717 states. [2018-11-23 03:43:41,414 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 3717 states to 3717 states and 4364 transitions. [2018-11-23 03:43:41,415 INFO L78 Accepts]: Start accepts. Automaton has 3717 states and 4364 transitions. Word has length 167 [2018-11-23 03:43:41,415 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:41,415 INFO L480 AbstractCegarLoop]: Abstraction has 3717 states and 4364 transitions. [2018-11-23 03:43:41,415 INFO L481 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-11-23 03:43:41,415 INFO L276 IsEmpty]: Start isEmpty. Operand 3717 states and 4364 transitions. [2018-11-23 03:43:41,416 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 163 [2018-11-23 03:43:41,417 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:41,417 INFO L402 BasicCegarLoop]: trace histogram [5, 4, 4, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:41,417 INFO L423 AbstractCegarLoop]: === Iteration 37 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:41,417 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:41,417 INFO L82 PathProgramCache]: Analyzing trace with hash 502944881, now seen corresponding path program 1 times [2018-11-23 03:43:41,417 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:41,418 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:41,418 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:41,418 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:41,418 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:41,425 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:41,477 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 41 proven. 5 refuted. 0 times theorem prover too weak. 17 trivial. 0 not checked. [2018-11-23 03:43:41,477 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:41,477 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode ABSTRACT_INTERPRETATION [2018-11-23 03:43:41,477 INFO L200 CegarAbsIntRunner]: Running AI on error trace of length 163 with the following transitions: [2018-11-23 03:43:41,477 INFO L202 CegarAbsIntRunner]: [2], [18], [20], [44], [45], [46], [47], [58], [62], [65], [72], [73], [74], [83], [87], [89], [94], [99], [104], [109], [113], [116], [119], [126], [129], [132], [135], [139], [142], [145], [148], [152], [155], [158], [161], [165], [168], [174], [179], [182], [198], [200], [224], [225], [228], [230], [233], [235], [238], [242], [251], [253], [256], [259], [268], [271], [278], [280], [285], [291], [292], [304], [308], [314], [320], [326], [334], [340], [346], [352], [358], [364], [376], [388], [400], [412], [424], [430], [436], [442], [448], [454], [460], [469], [471], [473], [476], [479], [483], [487], [492], [498], [504], [508], [514], [520], [523], [544], [549], [556], [561], [568], [573], [580], [588], [594], [600], [604], [610], [616], [651], [654], [665], [667], [669], [673], [674], [678], [681], [682], [683], [684], [685], [686], [687], [688], [689], [690], [691], [693], [694], [695], [696], [697], [699] [2018-11-23 03:43:41,479 INFO L148 AbstractInterpreter]: Using domain PoormanAbstractDomain with backing domain CompoundDomain [CongruenceDomain, ExplicitValueDomain] [2018-11-23 03:43:41,479 INFO L101 FixpointEngine]: Starting fixpoint engine with domain PoormanAbstractDomain (maxUnwinding=3, maxParallelStates=2) [2018-11-23 03:43:41,638 INFO L263 AbstractInterpreter]: Some error location(s) were reachable [2018-11-23 03:43:41,638 INFO L272 AbstractInterpreter]: Visited 92 different actions 295 times. Merged at 23 different actions 68 times. Never widened. Performed 4698 root evaluator evaluations with a maximum evaluation depth of 3. Performed 4698 inverse root evaluator evaluations with a maximum inverse evaluation depth of 3. Found 26 fixpoints after 11 different actions. Largest state had 68 variables. [2018-11-23 03:43:41,640 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:41,640 INFO L422 seRefinementStrategy]: Interpolation failed due to KNOWN_IGNORE: Unknown [2018-11-23 03:43:41,640 INFO L300 seRefinementStrategy]: The current sequences of interpolants are not accepted, trying to find more. [2018-11-23 03:43:41,640 INFO L192 anRefinementStrategy]: Switched to InterpolantGenerator mode Z3_IG No working directory specified, using /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/z3 Starting monitored process 9 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 (exit command is (exit), workingDir is null) Waiting until toolchain timeout for monitored process 9 with z3 -smt2 -in SMTLIB2_COMPLIANT=true -t:12000 [2018-11-23 03:43:41,649 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:41,649 INFO L286 anRefinementStrategy]: Using traceCheck mode Z3_IG with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: FPandBP) [2018-11-23 03:43:41,724 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:41,728 INFO L273 TraceCheckSpWp]: Computing forward predicates... [2018-11-23 03:43:41,758 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 42 proven. 5 refuted. 0 times theorem prover too weak. 16 trivial. 0 not checked. [2018-11-23 03:43:41,759 INFO L316 TraceCheckSpWp]: Computing backward predicates... [2018-11-23 03:43:41,835 INFO L134 CoverageAnalysis]: Checked inductivity of 63 backedges. 46 proven. 0 refuted. 0 times theorem prover too weak. 17 trivial. 0 not checked. [2018-11-23 03:43:41,852 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 2 imperfect interpolant sequences. [2018-11-23 03:43:41,853 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [5] imperfect sequences [5, 5] total 9 [2018-11-23 03:43:41,853 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:41,853 INFO L459 AbstractCegarLoop]: Interpolant automaton has 5 states [2018-11-23 03:43:41,853 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 5 interpolants. [2018-11-23 03:43:41,853 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:43:41,853 INFO L87 Difference]: Start difference. First operand 3717 states and 4364 transitions. Second operand 5 states. [2018-11-23 03:43:42,103 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:42,104 INFO L93 Difference]: Finished difference Result 4799 states and 5598 transitions. [2018-11-23 03:43:42,104 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 5 states. [2018-11-23 03:43:42,104 INFO L78 Accepts]: Start accepts. Automaton has 5 states. Word has length 162 [2018-11-23 03:43:42,104 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:42,107 INFO L225 Difference]: With dead ends: 4799 [2018-11-23 03:43:42,107 INFO L226 Difference]: Without dead ends: 1544 [2018-11-23 03:43:42,111 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 330 GetRequests, 319 SyntacticMatches, 4 SemanticMatches, 7 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 16 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=23, Invalid=49, Unknown=0, NotChecked=0, Total=72 [2018-11-23 03:43:42,112 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1544 states. [2018-11-23 03:43:42,236 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1544 to 1449. [2018-11-23 03:43:42,236 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1449 states. [2018-11-23 03:43:42,238 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1449 states to 1449 states and 1640 transitions. [2018-11-23 03:43:42,238 INFO L78 Accepts]: Start accepts. Automaton has 1449 states and 1640 transitions. Word has length 162 [2018-11-23 03:43:42,238 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:42,238 INFO L480 AbstractCegarLoop]: Abstraction has 1449 states and 1640 transitions. [2018-11-23 03:43:42,239 INFO L481 AbstractCegarLoop]: Interpolant automaton has 5 states. [2018-11-23 03:43:42,239 INFO L276 IsEmpty]: Start isEmpty. Operand 1449 states and 1640 transitions. [2018-11-23 03:43:42,240 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 231 [2018-11-23 03:43:42,240 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:42,240 INFO L402 BasicCegarLoop]: trace histogram [6, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:42,241 INFO L423 AbstractCegarLoop]: === Iteration 38 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:42,241 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:42,241 INFO L82 PathProgramCache]: Analyzing trace with hash 1446702025, now seen corresponding path program 1 times [2018-11-23 03:43:42,241 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:42,241 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:42,242 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:42,242 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:42,242 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:42,251 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:42,289 INFO L134 CoverageAnalysis]: Checked inductivity of 132 backedges. 92 proven. 0 refuted. 0 times theorem prover too weak. 40 trivial. 0 not checked. [2018-11-23 03:43:42,289 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:43:42,289 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [4] imperfect sequences [] total 4 [2018-11-23 03:43:42,289 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:42,290 INFO L459 AbstractCegarLoop]: Interpolant automaton has 4 states [2018-11-23 03:43:42,290 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 4 interpolants. [2018-11-23 03:43:42,290 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:43:42,290 INFO L87 Difference]: Start difference. First operand 1449 states and 1640 transitions. Second operand 4 states. [2018-11-23 03:43:42,451 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:42,451 INFO L93 Difference]: Finished difference Result 2106 states and 2400 transitions. [2018-11-23 03:43:42,451 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 4 states. [2018-11-23 03:43:42,452 INFO L78 Accepts]: Start accepts. Automaton has 4 states. Word has length 230 [2018-11-23 03:43:42,452 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:42,454 INFO L225 Difference]: With dead ends: 2106 [2018-11-23 03:43:42,454 INFO L226 Difference]: Without dead ends: 1368 [2018-11-23 03:43:42,455 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 4 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 2 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=5, Invalid=7, Unknown=0, NotChecked=0, Total=12 [2018-11-23 03:43:42,456 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1368 states. [2018-11-23 03:43:42,572 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1368 to 1368. [2018-11-23 03:43:42,572 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1368 states. [2018-11-23 03:43:42,573 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1368 states to 1368 states and 1530 transitions. [2018-11-23 03:43:42,573 INFO L78 Accepts]: Start accepts. Automaton has 1368 states and 1530 transitions. Word has length 230 [2018-11-23 03:43:42,574 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:42,574 INFO L480 AbstractCegarLoop]: Abstraction has 1368 states and 1530 transitions. [2018-11-23 03:43:42,574 INFO L481 AbstractCegarLoop]: Interpolant automaton has 4 states. [2018-11-23 03:43:42,574 INFO L276 IsEmpty]: Start isEmpty. Operand 1368 states and 1530 transitions. [2018-11-23 03:43:42,575 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 234 [2018-11-23 03:43:42,575 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:42,575 INFO L402 BasicCegarLoop]: trace histogram [6, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:42,575 INFO L423 AbstractCegarLoop]: === Iteration 39 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:42,575 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:42,575 INFO L82 PathProgramCache]: Analyzing trace with hash -557378392, now seen corresponding path program 1 times [2018-11-23 03:43:42,575 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:42,576 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:42,576 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:42,576 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:42,576 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:42,588 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is unsat [2018-11-23 03:43:42,618 INFO L134 CoverageAnalysis]: Checked inductivity of 132 backedges. 85 proven. 0 refuted. 0 times theorem prover too weak. 47 trivial. 0 not checked. [2018-11-23 03:43:42,618 INFO L312 seRefinementStrategy]: Constructing automaton from 1 perfect and 0 imperfect interpolant sequences. [2018-11-23 03:43:42,618 INFO L327 seRefinementStrategy]: Number of different interpolants: perfect sequences [3] imperfect sequences [] total 3 [2018-11-23 03:43:42,619 INFO L256 anRefinementStrategy]: Using the first perfect interpolant sequence [2018-11-23 03:43:42,619 INFO L459 AbstractCegarLoop]: Interpolant automaton has 3 states [2018-11-23 03:43:42,619 INFO L142 InterpolantAutomaton]: Constructing interpolant automaton starting with 3 interpolants. [2018-11-23 03:43:42,619 INFO L144 InterpolantAutomaton]: CoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:43:42,619 INFO L87 Difference]: Start difference. First operand 1368 states and 1530 transitions. Second operand 3 states. [2018-11-23 03:43:42,751 INFO L144 Difference]: Subtrahend was deterministic. Have not used determinization. [2018-11-23 03:43:42,751 INFO L93 Difference]: Finished difference Result 1997 states and 2248 transitions. [2018-11-23 03:43:42,752 INFO L142 InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 3 states. [2018-11-23 03:43:42,752 INFO L78 Accepts]: Start accepts. Automaton has 3 states. Word has length 233 [2018-11-23 03:43:42,752 INFO L84 Accepts]: Finished accepts. some prefix is accepted. [2018-11-23 03:43:42,754 INFO L225 Difference]: With dead ends: 1997 [2018-11-23 03:43:42,754 INFO L226 Difference]: Without dead ends: 1348 [2018-11-23 03:43:42,755 INFO L631 BasicCegarLoop]: 0 DeclaredPredicates, 3 GetRequests, 2 SyntacticMatches, 0 SemanticMatches, 1 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 0 ImplicationChecksByTransitivity, 0.0s TimeCoverageRelationStatistics Valid=3, Invalid=3, Unknown=0, NotChecked=0, Total=6 [2018-11-23 03:43:42,756 INFO L82 GeneralOperation]: Start minimizeSevpa. Operand 1348 states. [2018-11-23 03:43:42,871 INFO L88 GeneralOperation]: Finished minimizeSevpa. Reduced states from 1348 to 1322. [2018-11-23 03:43:42,871 INFO L82 GeneralOperation]: Start removeUnreachable. Operand 1322 states. [2018-11-23 03:43:42,872 INFO L88 GeneralOperation]: Finished removeUnreachable. Reduced from 1322 states to 1322 states and 1468 transitions. [2018-11-23 03:43:42,873 INFO L78 Accepts]: Start accepts. Automaton has 1322 states and 1468 transitions. Word has length 233 [2018-11-23 03:43:42,873 INFO L84 Accepts]: Finished accepts. word is rejected. [2018-11-23 03:43:42,873 INFO L480 AbstractCegarLoop]: Abstraction has 1322 states and 1468 transitions. [2018-11-23 03:43:42,873 INFO L481 AbstractCegarLoop]: Interpolant automaton has 3 states. [2018-11-23 03:43:42,873 INFO L276 IsEmpty]: Start isEmpty. Operand 1322 states and 1468 transitions. [2018-11-23 03:43:42,874 INFO L282 IsEmpty]: Finished isEmpty. Found accepting run of length 234 [2018-11-23 03:43:42,874 INFO L394 BasicCegarLoop]: Found error trace [2018-11-23 03:43:42,874 INFO L402 BasicCegarLoop]: trace histogram [6, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1] [2018-11-23 03:43:42,874 INFO L423 AbstractCegarLoop]: === Iteration 40 === [errorErr0ASSERT_VIOLATIONERROR_FUNCTION]=== [2018-11-23 03:43:42,874 INFO L141 PredicateUnifier]: Initialized classic predicate unifier [2018-11-23 03:43:42,874 INFO L82 PathProgramCache]: Analyzing trace with hash 1383203622, now seen corresponding path program 1 times [2018-11-23 03:43:42,875 INFO L69 tionRefinementEngine]: Using refinement strategy TaipanRefinementStrategy [2018-11-23 03:43:42,875 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:42,875 INFO L103 rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY [2018-11-23 03:43:42,875 INFO L119 rtionOrderModulation]: Craig_TreeInterpolation forces the order to NOT_INCREMENTALLY [2018-11-23 03:43:42,875 INFO L286 anRefinementStrategy]: Using traceCheck mode SMTINTERPOL with AssertCodeBlockOrder NOT_INCREMENTALLY (IT: Craig_TreeInterpolation) [2018-11-23 03:43:42,890 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2018-11-23 03:43:42,914 INFO L136 AnnotateAndAsserter]: Conjunction of SSA is sat [2018-11-23 03:43:43,016 INFO L469 BasicCegarLoop]: Counterexample might be feasible ----- class de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBacktranslator [?] CALL call ULTIMATE.init(); VAL [|old(~c1_i~0)|=4, |old(~c1_pc~0)|=29, |old(~c1_st~0)|=24, |old(~c2_i~0)|=14, |old(~c2_pc~0)|=28, |old(~c2_st~0)|=25, |old(~c_req_up~0)|=30, |old(~c_t~0)|=20, |old(~c~0)|=17, |old(~data~0)|=18, |old(~d~0)|=23, |old(~e_c~0)|=11, |old(~e_e~0)|=31, |old(~e_f~0)|=21, |old(~e_g~0)|=10, |old(~e_p_in~0)|=8, |old(~e_wl~0)|=13, |old(~p_in~0)|=15, |old(~p_out~0)|=9, |old(~processed~0)|=16, |old(~r_i~0)|=26, |old(~r_st~0)|=7, |old(~t_b~0)|=12, |old(~wb_i~0)|=5, |old(~wb_pc~0)|=19, |old(~wb_st~0)|=3, |old(~wl_i~0)|=27, |old(~wl_pc~0)|=22, |old(~wl_st~0)|=6, ~c1_i~0=4, ~c1_pc~0=29, ~c1_st~0=24, ~c2_i~0=14, ~c2_pc~0=28, ~c2_st~0=25, ~c_req_up~0=30, ~c_t~0=20, ~c~0=17, ~data~0=18, ~d~0=23, ~e_c~0=11, ~e_e~0=31, ~e_f~0=21, ~e_g~0=10, ~e_p_in~0=8, ~e_wl~0=13, ~p_in~0=15, ~p_out~0=9, ~processed~0=16, ~r_i~0=26, ~r_st~0=7, ~t_b~0=12, ~wb_i~0=5, ~wb_pc~0=19, ~wb_st~0=3, ~wl_i~0=27, ~wl_pc~0=22, ~wl_st~0=6] [?] ~c~0 := 0;~c_t~0 := 0;~c_req_up~0 := 0;~p_in~0 := 0;~p_out~0 := 0;~wl_st~0 := 0;~c1_st~0 := 0;~c2_st~0 := 0;~wb_st~0 := 0;~r_st~0 := 0;~wl_i~0 := 0;~c1_i~0 := 0;~c2_i~0 := 0;~wb_i~0 := 0;~r_i~0 := 0;~wl_pc~0 := 0;~c1_pc~0 := 0;~c2_pc~0 := 0;~wb_pc~0 := 0;~e_e~0 := 0;~e_f~0 := 0;~e_g~0 := 0;~e_c~0 := 0;~e_p_in~0 := 0;~e_wl~0 := 0;~d~0 := 0;~data~0 := 0;~processed~0 := 0;~t_b~0 := 0; VAL [|old(~c1_i~0)|=4, |old(~c1_pc~0)|=29, |old(~c1_st~0)|=24, |old(~c2_i~0)|=14, |old(~c2_pc~0)|=28, |old(~c2_st~0)|=25, |old(~c_req_up~0)|=30, |old(~c_t~0)|=20, |old(~c~0)|=17, |old(~data~0)|=18, |old(~d~0)|=23, |old(~e_c~0)|=11, |old(~e_e~0)|=31, |old(~e_f~0)|=21, |old(~e_g~0)|=10, |old(~e_p_in~0)|=8, |old(~e_wl~0)|=13, |old(~p_in~0)|=15, |old(~p_out~0)|=9, |old(~processed~0)|=16, |old(~r_i~0)|=26, |old(~r_st~0)|=7, |old(~t_b~0)|=12, |old(~wb_i~0)|=5, |old(~wb_pc~0)|=19, |old(~wb_st~0)|=3, |old(~wl_i~0)|=27, |old(~wl_pc~0)|=22, |old(~wl_st~0)|=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] assume true; VAL [|old(~c1_i~0)|=4, |old(~c1_pc~0)|=29, |old(~c1_st~0)|=24, |old(~c2_i~0)|=14, |old(~c2_pc~0)|=28, |old(~c2_st~0)|=25, |old(~c_req_up~0)|=30, |old(~c_t~0)|=20, |old(~c~0)|=17, |old(~data~0)|=18, |old(~d~0)|=23, |old(~e_c~0)|=11, |old(~e_e~0)|=31, |old(~e_f~0)|=21, |old(~e_g~0)|=10, |old(~e_p_in~0)|=8, |old(~e_wl~0)|=13, |old(~p_in~0)|=15, |old(~p_out~0)|=9, |old(~processed~0)|=16, |old(~r_i~0)|=26, |old(~r_st~0)|=7, |old(~t_b~0)|=12, |old(~wb_i~0)|=5, |old(~wb_pc~0)|=19, |old(~wb_st~0)|=3, |old(~wl_i~0)|=27, |old(~wl_pc~0)|=22, |old(~wl_st~0)|=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] RET #696#return; VAL [~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call #t~ret5 := main(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=0, |old(~e_e~0)|=0, |old(~e_f~0)|=0, |old(~e_g~0)|=0, |old(~e_wl~0)|=0, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] havoc ~__retres1~0;~e_wl~0 := 2;~e_c~0 := ~e_wl~0;~e_g~0 := ~e_c~0;~e_f~0 := ~e_g~0;~e_e~0 := ~e_f~0;~wl_pc~0 := 0;~c1_pc~0 := 0;~c2_pc~0 := 0;~wb_pc~0 := 0;~wb_i~0 := 1;~c2_i~0 := ~wb_i~0;~c1_i~0 := ~c2_i~0;~wl_i~0 := ~c1_i~0;~r_i~0 := 0;~c_req_up~0 := 0;~d~0 := 0;~c~0 := 0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=0, |old(~e_e~0)|=0, |old(~e_f~0)|=0, |old(~e_g~0)|=0, |old(~e_wl~0)|=0, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call start_simulation(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] havoc ~kernel_st~0;~kernel_st~0 := 0; VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~c_req_up~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume 1 == ~wl_i~0;~wl_st~0 := 0; VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume 1 == ~c1_i~0;~c1_st~0 := 0; VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume 1 == ~c2_i~0;~c2_st~0 := 0; VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume 1 == ~wb_i~0;~wb_st~0 := 0; VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~r_i~0);~r_st~0 := 2; VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(0 == ~e_f~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(0 == ~e_g~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(0 == ~e_e~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(0 == ~e_c~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(0 == ~e_wl~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~wl_pc~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(2 == ~wl_pc~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~c1_pc~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~c2_pc~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~wb_pc~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~e_c~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~e_e~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~e_f~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~e_g~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~e_c~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !(1 == ~e_wl~0); VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !false; VAL [start_simulation_~kernel_st~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] ~kernel_st~0 := 1; VAL [start_simulation_~kernel_st~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call eval(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] havoc ~tmp~0;havoc ~tmp___0~0;havoc ~tmp___1~0;havoc ~tmp___2~0;havoc ~tmp___3~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume 0 == ~wl_st~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume 0 == ~wl_st~0;assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647;~tmp~0 := #t~nondet0;havoc #t~nondet0; VAL [eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [?] assume 0 != ~tmp~0;~wl_st~0 := 1; VAL [eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [?] CALL call write_loop(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [?] havoc ~t~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [?] assume 0 == ~wl_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [?] ~wl_st~0 := 2;~wl_pc~0 := 1;~e_wl~0 := 0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume true; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] RET #682#return; VAL [eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 == ~c1_st~0;assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647;~tmp___0~0 := #t~nondet1;havoc #t~nondet1; VAL [eval_~tmp___0~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 != ~tmp___0~0;~c1_st~0 := 1; VAL [eval_~tmp___0~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] CALL call compute1(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 == ~c1_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] ~c1_st~0 := 2;~c1_pc~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume true; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] RET #684#return; VAL [eval_~tmp___0~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 == ~c2_st~0;assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647;~tmp___1~0 := #t~nondet2;havoc #t~nondet2; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 != ~tmp___1~0;~c2_st~0 := 1; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] CALL call compute2(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 == ~c2_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] ~c2_st~0 := 2;~c2_pc~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume true; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] RET #686#return; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 == ~wb_st~0;assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647;~tmp___2~0 := #t~nondet3;havoc #t~nondet3; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 != ~tmp___2~0;~wb_st~0 := 1; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] CALL call write_back(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 == ~wb_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] ~wb_st~0 := 2;~wb_pc~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume true; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] RET #688#return; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~r_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !false; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~wl_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~c1_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~c2_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~wb_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~r_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume true; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] RET #694#return; VAL [start_simulation_~kernel_st~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] ~kernel_st~0 := 2; VAL [start_simulation_~kernel_st~0=2, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(1 == ~c_req_up~0); VAL [start_simulation_~kernel_st~0=2, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] ~kernel_st~0 := 3; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~e_f~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~e_g~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~e_e~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume !(0 == ~e_c~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 0 == ~e_wl~0;~e_wl~0 := 1; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 1 == ~wl_pc~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [?] assume 1 == ~e_wl~0;~wl_st~0 := 0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume 1 == ~c1_pc~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !(1 == ~e_f~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume 1 == ~c2_pc~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !(1 == ~e_f~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume 1 == ~wb_pc~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !(1 == ~e_g~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !(1 == ~e_c~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !(1 == ~e_e~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !(1 == ~e_f~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !(1 == ~e_g~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !(1 == ~e_c~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume 1 == ~e_wl~0;~e_wl~0 := 2; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume 0 == ~wl_st~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !false; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] ~kernel_st~0 := 1; VAL [start_simulation_~kernel_st~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] CALL call eval(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] havoc ~tmp~0;havoc ~tmp___0~0;havoc ~tmp___1~0;havoc ~tmp___2~0;havoc ~tmp___3~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume 0 == ~wl_st~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume 0 == ~wl_st~0;assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647;~tmp~0 := #t~nondet0;havoc #t~nondet0; VAL [eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [?] assume 0 != ~tmp~0;~wl_st~0 := 1; VAL [eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] CALL call write_loop(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] havoc ~t~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] assume !(0 == ~wl_pc~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] assume !(2 == ~wl_pc~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] assume 1 == ~wl_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] ~t~0 := ~d~0;~data~0 := ~d~0;~processed~0 := 0;~e_f~0 := 1; VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] assume 1 == ~c1_pc~0; VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] assume 1 == ~e_f~0;~c1_st~0 := 0; VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] assume 1 == ~c2_pc~0; VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] assume 1 == ~e_f~0;~c2_st~0 := 0; VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [?] ~e_f~0 := 2;~wl_st~0 := 2;~wl_pc~0 := 2;~t_b~0 := ~t~0; VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume true; VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] RET #682#return; VAL [eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~c1_st~0;assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647;~tmp___0~0 := #t~nondet1;havoc #t~nondet1; VAL [eval_~tmp___0~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 != ~tmp___0~0;~c1_st~0 := 1; VAL [eval_~tmp___0~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] CALL call compute1(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c1_pc~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~c1_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~processed~0;~data~0 := 1 + ~data~0;~e_g~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~wb_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~e_g~0;~wb_st~0 := 0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~e_g~0 := 2; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~c1_st~0 := 2;~c1_pc~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume true; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=1, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] RET #684#return; VAL [eval_~tmp___0~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~c2_st~0;assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647;~tmp___1~0 := #t~nondet2;havoc #t~nondet2; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 != ~tmp___1~0;~c2_st~0 := 1; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] CALL call compute2(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c2_pc~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~c2_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~processed~0;~data~0 := 1 + ~data~0;~e_g~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~wb_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~e_g~0;~wb_st~0 := 0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~e_g~0 := 2; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~c2_st~0 := 2;~c2_pc~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume true; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=1, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=1, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] RET #686#return; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~wb_st~0;assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647;~tmp___2~0 := #t~nondet3;havoc #t~nondet3; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 != ~tmp___2~0;~wb_st~0 := 1; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] CALL call write_back(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wb_pc~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~wb_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~c_t~0 := ~data~0;~c_req_up~0 := 1;~processed~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~wb_st~0 := 2;~wb_pc~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume true; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=1, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] RET #688#return; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~r_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !false; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wl_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c1_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c2_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wb_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~r_st~0); VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume true; VAL [eval_~tmp___0~0=1, eval_~tmp___1~0=1, eval_~tmp___2~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=2, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=1, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] RET #694#return; VAL [start_simulation_~kernel_st~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~kernel_st~0 := 2; VAL [start_simulation_~kernel_st~0=2, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~c_req_up~0; VAL [start_simulation_~kernel_st~0=2, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume ~c~0 != ~c_t~0;~c~0 := ~c_t~0;~e_c~0 := 0; VAL [start_simulation_~kernel_st~0=2, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~c_req_up~0 := 0; VAL [start_simulation_~kernel_st~0=2, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~kernel_st~0 := 3; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~e_f~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~e_g~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~e_e~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~e_c~0;~e_c~0 := 1; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~e_wl~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~wl_pc~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 2 == ~wl_pc~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~e_e~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~c1_pc~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~e_f~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~c2_pc~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~e_f~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~wb_pc~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~e_g~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~e_c~0;~r_st~0 := 0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~e_e~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~e_f~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~e_g~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~e_c~0;~e_c~0 := 2; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~e_wl~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wl_st~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c1_st~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c2_st~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wb_st~0); VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~r_st~0; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !false; VAL [start_simulation_~kernel_st~0=3, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~kernel_st~0 := 1; VAL [start_simulation_~kernel_st~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=0, |old(~c1_st~0)|=0, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=0, |old(~c2_st~0)|=0, |old(~c_req_up~0)|=0, |old(~c_t~0)|=0, |old(~c~0)|=0, |old(~data~0)|=0, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=0, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=0, |old(~wb_st~0)|=0, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=0, |old(~wl_st~0)|=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] CALL call eval(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] havoc ~tmp~0;havoc ~tmp___0~0;havoc ~tmp___1~0;havoc ~tmp___2~0;havoc ~tmp___3~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wl_st~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c1_st~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c2_st~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wb_st~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~r_st~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wl_st~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c1_st~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~c2_st~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(0 == ~wb_st~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 == ~r_st~0;assume -2147483648 <= #t~nondet4 && #t~nondet4 <= 2147483647;~tmp___3~0 := #t~nondet4;havoc #t~nondet4; VAL [eval_~tmp___3~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 0 != ~tmp___3~0;~r_st~0 := 1; VAL [eval_~tmp___3~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] CALL call read(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=1, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] ~d~0 := ~c~0;~e_e~0 := 1; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=1, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume !(1 == ~wl_pc~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=1, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 2 == ~wl_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=1, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [?] assume 1 == ~e_e~0;~wl_st~0 := 0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=1, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [?] ~e_e~0 := 2;~r_st~0 := 2; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=1, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [?] assume true; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=1, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [?] RET #690#return; VAL [eval_~tmp___3~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [?] assume !false; VAL [eval_~tmp___3~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [?] assume 0 == ~wl_st~0; VAL [eval_~tmp___3~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [?] assume 0 == ~wl_st~0;assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647;~tmp~0 := #t~nondet0;havoc #t~nondet0; VAL [eval_~tmp___3~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [?] assume 0 != ~tmp~0;~wl_st~0 := 1; VAL [eval_~tmp___3~0=1, eval_~tmp~0=1, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] CALL call write_loop(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] havoc ~t~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] assume !(0 == ~wl_pc~0); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] assume 2 == ~wl_pc~0; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] ~t~0 := ~t_b~0; VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] assume !(~d~0 == 1 + ~t~0); VAL [write_loop_~t~0=0, |old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] CALL call error(); VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] assume !false; VAL [|old(~c1_i~0)|=0, |old(~c1_pc~0)|=1, |old(~c1_st~0)|=2, |old(~c2_i~0)|=0, |old(~c2_pc~0)|=1, |old(~c2_st~0)|=2, |old(~c_req_up~0)|=0, |old(~c_t~0)|=2, |old(~c~0)|=0, |old(~data~0)|=2, |old(~d~0)|=0, |old(~e_c~0)|=2, |old(~e_e~0)|=2, |old(~e_f~0)|=2, |old(~e_g~0)|=2, |old(~e_wl~0)|=2, |old(~processed~0)|=1, |old(~r_i~0)|=0, |old(~r_st~0)|=0, |old(~t_b~0)|=0, |old(~wb_i~0)|=0, |old(~wb_pc~0)|=1, |old(~wb_st~0)|=2, |old(~wl_i~0)|=0, |old(~wl_pc~0)|=2, |old(~wl_st~0)|=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] CALL call ULTIMATE.init(); VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=4, ~c1_pc~0=29, ~c1_st~0=24, ~c2_i~0=14, ~c2_pc~0=28, ~c2_st~0=25, ~c_req_up~0=30, ~c_t~0=20, ~c~0=17, ~data~0=18, ~d~0=23, ~e_c~0=11, ~e_e~0=31, ~e_f~0=21, ~e_g~0=10, ~e_p_in~0=8, ~e_wl~0=13, ~p_in~0=15, ~p_out~0=9, ~processed~0=16, ~r_i~0=26, ~r_st~0=7, ~t_b~0=12, ~wb_i~0=5, ~wb_pc~0=19, ~wb_st~0=3, ~wl_i~0=27, ~wl_pc~0=22, ~wl_st~0=6] [L18] ~c~0 := 0; [L19] ~c_t~0 := 0; [L20] ~c_req_up~0 := 0; [L21] ~p_in~0 := 0; [L22] ~p_out~0 := 0; [L23] ~wl_st~0 := 0; [L24] ~c1_st~0 := 0; [L25] ~c2_st~0 := 0; [L26] ~wb_st~0 := 0; [L27] ~r_st~0 := 0; [L28] ~wl_i~0 := 0; [L29] ~c1_i~0 := 0; [L30] ~c2_i~0 := 0; [L31] ~wb_i~0 := 0; [L32] ~r_i~0 := 0; [L33] ~wl_pc~0 := 0; [L34] ~c1_pc~0 := 0; [L35] ~c2_pc~0 := 0; [L36] ~wb_pc~0 := 0; [L37] ~e_e~0 := 0; [L38] ~e_f~0 := 0; [L39] ~e_g~0 := 0; [L40] ~e_c~0 := 0; [L41] ~e_p_in~0 := 0; [L42] ~e_wl~0 := 0; [L48] ~d~0 := 0; [L49] ~data~0 := 0; [L50] ~processed~0 := 0; [L51] ~t_b~0 := 0; VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] ensures true; VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] RET call ULTIMATE.init(); VAL [~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call #t~ret5 := main(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [L679] havoc ~__retres1~0; [L683] ~e_wl~0 := 2; [L684] ~e_c~0 := ~e_wl~0; [L685] ~e_g~0 := ~e_c~0; [L686] ~e_f~0 := ~e_g~0; [L687] ~e_e~0 := ~e_f~0; [L688] ~wl_pc~0 := 0; [L689] ~c1_pc~0 := 0; [L690] ~c2_pc~0 := 0; [L691] ~wb_pc~0 := 0; [L692] ~wb_i~0 := 1; [L693] ~c2_i~0 := ~wb_i~0; [L694] ~c1_i~0 := ~c2_i~0; [L695] ~wl_i~0 := ~c1_i~0; [L696] ~r_i~0 := 0; [L697] ~c_req_up~0 := 0; [L698] ~d~0 := 0; [L699] ~c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L700] CALL call start_simulation(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L390] havoc ~kernel_st~0; [L393] ~kernel_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L394-L404] assume !(1 == ~c_req_up~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L405-L409] assume 1 == ~wl_i~0; [L406] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L410-L414] assume 1 == ~c1_i~0; [L411] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L415-L419] assume 1 == ~c2_i~0; [L416] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L420-L424] assume 1 == ~wb_i~0; [L421] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L425-L429] assume !(1 == ~r_i~0); [L428] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L430-L434] assume !(0 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L435-L439] assume !(0 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L440-L444] assume !(0 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L445-L449] assume !(0 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L450-L454] assume !(0 == ~e_wl~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L455-L472] assume !(1 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L463-L471] assume !(2 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L473-L481] assume !(1 == ~c1_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L482-L490] assume !(1 == ~c2_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L491-L499] assume !(1 == ~wb_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L500-L504] assume !(1 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L505-L509] assume !(1 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L510-L514] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L515-L519] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L520-L524] assume !(1 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L525-L529] assume !(1 == ~e_wl~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L531-L671] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L286-L306] assume 0 == ~wl_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L307-L321] assume 0 == ~wl_st~0; [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L311-L318] assume 0 != ~tmp~0; [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L56-L68] assume 0 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L70] ~wl_st~0 := 2; [L71] ~wl_pc~0 := 1; [L72] ~e_wl~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L43] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L322-L336] assume 0 == ~c1_st~0; [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L326-L333] assume 0 != ~tmp___0~0; [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L127-L135] assume 0 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L138-L161] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L44] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L337-L351] assume 0 == ~c2_st~0; [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L341-L348] assume 0 != ~tmp___1~0; [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L172-L180] assume 0 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L183-L206] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L45] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L352-L366] assume 0 == ~wb_st~0; [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L356-L363] assume 0 != ~tmp___2~0; [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L217-L225] assume 0 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L228-L238] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L46] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L367-L381] assume !(0 == ~r_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L286-L306] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L289-L305] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L292-L304] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L295-L303] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L298-L302] assume !(0 == ~r_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L275-L388] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L538-L548] assume !(1 == ~c_req_up~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L550-L554] assume !(0 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L555-L559] assume !(0 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L560-L564] assume !(0 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L565-L569] assume !(0 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L570-L574] assume 0 == ~e_wl~0; [L571] ~e_wl~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L575-L592] assume 1 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L576-L580] assume 1 == ~e_wl~0; [L577] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L593-L601] assume 1 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L594-L598] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L602-L610] assume 1 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L603-L607] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L611-L619] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L612-L616] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L620-L624] assume !(1 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L625-L629] assume !(1 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L630-L634] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L635-L639] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L640-L644] assume !(1 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L645-L649] assume 1 == ~e_wl~0; [L646] ~e_wl~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L650-L670] assume 0 == ~wl_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L531-L671] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L286-L306] assume 0 == ~wl_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L307-L321] assume 0 == ~wl_st~0; [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L311-L318] assume 0 != ~tmp~0; [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L56-L68] assume !(0 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L59-L67] assume !(2 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L62-L66] assume 1 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L77-L116] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L79] ~t~0 := ~d~0; [L80] ~data~0 := ~d~0; [L81] ~processed~0 := 0; [L82] ~e_f~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L83-L91] assume 1 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L84-L88] assume 1 == ~e_f~0; [L85] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L92-L100] assume 1 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L93-L97] assume 1 == ~e_f~0; [L94] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L101] ~e_f~0 := 2; [L102] ~wl_st~0 := 2; [L103] ~wl_pc~0 := 2; [L104] ~t_b~0 := ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L43] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322-L336] assume 0 == ~c1_st~0; [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L326-L333] assume 0 != ~tmp___0~0; [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L127-L135] assume !(0 == ~c1_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L130-L134] assume 1 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L145-L160] assume 0 == ~processed~0; [L146] ~data~0 := 1 + ~data~0; [L147] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L148-L156] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L149-L153] assume 1 == ~e_g~0; [L150] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L157] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L138-L161] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L44] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337-L351] assume 0 == ~c2_st~0; [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L341-L348] assume 0 != ~tmp___1~0; [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L172-L180] assume !(0 == ~c2_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L175-L179] assume 1 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L190-L205] assume 0 == ~processed~0; [L191] ~data~0 := 1 + ~data~0; [L192] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L193-L201] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L194-L198] assume 1 == ~e_g~0; [L195] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L202] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L183-L206] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L45] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352-L366] assume 0 == ~wb_st~0; [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L356-L363] assume 0 != ~tmp___2~0; [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L217-L225] assume !(0 == ~wb_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L220-L224] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L235] ~c_t~0 := ~data~0; [L236] ~c_req_up~0 := 1; [L237] ~processed~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L228-L238] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L46] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367-L381] assume !(0 == ~r_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286-L306] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289-L305] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292-L304] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295-L303] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298-L302] assume !(0 == ~r_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L275-L388] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L538-L548] assume 1 == ~c_req_up~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L539-L544] assume ~c~0 != ~c_t~0; [L540] ~c~0 := ~c_t~0; [L541] ~e_c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L545] ~c_req_up~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L550-L554] assume !(0 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L555-L559] assume !(0 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L560-L564] assume !(0 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L565-L569] assume 0 == ~e_c~0; [L566] ~e_c~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L570-L574] assume !(0 == ~e_wl~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L575-L592] assume !(1 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L583-L591] assume 2 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L584-L588] assume !(1 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L593-L601] assume 1 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L594-L598] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L602-L610] assume 1 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L603-L607] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L611-L619] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L612-L616] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L620-L624] assume 1 == ~e_c~0; [L621] ~r_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L625-L629] assume !(1 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L630-L634] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L635-L639] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L640-L644] assume 1 == ~e_c~0; [L641] ~e_c~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L645-L649] assume !(1 == ~e_wl~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L650-L670] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L653-L669] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L656-L668] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L659-L667] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L662-L666] assume 0 == ~r_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L531-L671] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286-L306] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289-L305] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292-L304] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295-L303] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298-L302] assume 0 == ~r_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L307-L321] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322-L336] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337-L351] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352-L366] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367-L381] assume 0 == ~r_st~0; [L369] assume -2147483648 <= #t~nondet4 && #t~nondet4 <= 2147483647; [L369] ~tmp___3~0 := #t~nondet4; [L369] havoc #t~nondet4; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L371-L378] assume 0 != ~tmp___3~0; [L373] ~r_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L374] CALL call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L249] ~d~0 := ~c~0; [L250] ~e_e~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L251-L268] assume !(1 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L259-L267] assume 2 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L260-L264] assume 1 == ~e_e~0; [L261] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L269] ~e_e~0 := 2; [L270] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L47] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L374] RET call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L286-L306] assume 0 == ~wl_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L307-L321] assume 0 == ~wl_st~0; [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L311-L318] assume 0 != ~tmp~0; [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L56-L68] assume !(0 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L59-L67] assume 2 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L108] ~t~0 := ~t_b~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L109-L115] assume !(~d~0 == 1 + ~t~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L113] CALL call error(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L13] assert false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] ----- ----- class de.uni_freiburg.informatik.ultimate.boogie.preprocessor.BoogiePreprocessorBacktranslator [?] CALL call ULTIMATE.init(); VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=4, ~c1_pc~0=29, ~c1_st~0=24, ~c2_i~0=14, ~c2_pc~0=28, ~c2_st~0=25, ~c_req_up~0=30, ~c_t~0=20, ~c~0=17, ~data~0=18, ~d~0=23, ~e_c~0=11, ~e_e~0=31, ~e_f~0=21, ~e_g~0=10, ~e_p_in~0=8, ~e_wl~0=13, ~p_in~0=15, ~p_out~0=9, ~processed~0=16, ~r_i~0=26, ~r_st~0=7, ~t_b~0=12, ~wb_i~0=5, ~wb_pc~0=19, ~wb_st~0=3, ~wl_i~0=27, ~wl_pc~0=22, ~wl_st~0=6] [L18] ~c~0 := 0; [L19] ~c_t~0 := 0; [L20] ~c_req_up~0 := 0; [L21] ~p_in~0 := 0; [L22] ~p_out~0 := 0; [L23] ~wl_st~0 := 0; [L24] ~c1_st~0 := 0; [L25] ~c2_st~0 := 0; [L26] ~wb_st~0 := 0; [L27] ~r_st~0 := 0; [L28] ~wl_i~0 := 0; [L29] ~c1_i~0 := 0; [L30] ~c2_i~0 := 0; [L31] ~wb_i~0 := 0; [L32] ~r_i~0 := 0; [L33] ~wl_pc~0 := 0; [L34] ~c1_pc~0 := 0; [L35] ~c2_pc~0 := 0; [L36] ~wb_pc~0 := 0; [L37] ~e_e~0 := 0; [L38] ~e_f~0 := 0; [L39] ~e_g~0 := 0; [L40] ~e_c~0 := 0; [L41] ~e_p_in~0 := 0; [L42] ~e_wl~0 := 0; [L48] ~d~0 := 0; [L49] ~data~0 := 0; [L50] ~processed~0 := 0; [L51] ~t_b~0 := 0; VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] ensures true; VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] RET call ULTIMATE.init(); VAL [~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call #t~ret5 := main(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [L679] havoc ~__retres1~0; [L683] ~e_wl~0 := 2; [L684] ~e_c~0 := ~e_wl~0; [L685] ~e_g~0 := ~e_c~0; [L686] ~e_f~0 := ~e_g~0; [L687] ~e_e~0 := ~e_f~0; [L688] ~wl_pc~0 := 0; [L689] ~c1_pc~0 := 0; [L690] ~c2_pc~0 := 0; [L691] ~wb_pc~0 := 0; [L692] ~wb_i~0 := 1; [L693] ~c2_i~0 := ~wb_i~0; [L694] ~c1_i~0 := ~c2_i~0; [L695] ~wl_i~0 := ~c1_i~0; [L696] ~r_i~0 := 0; [L697] ~c_req_up~0 := 0; [L698] ~d~0 := 0; [L699] ~c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L700] CALL call start_simulation(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L390] havoc ~kernel_st~0; [L393] ~kernel_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L394-L404] assume !(1 == ~c_req_up~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L405-L409] assume 1 == ~wl_i~0; [L406] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L410-L414] assume 1 == ~c1_i~0; [L411] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L415-L419] assume 1 == ~c2_i~0; [L416] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L420-L424] assume 1 == ~wb_i~0; [L421] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L425-L429] assume !(1 == ~r_i~0); [L428] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L430-L434] assume !(0 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L435-L439] assume !(0 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L440-L444] assume !(0 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L445-L449] assume !(0 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L450-L454] assume !(0 == ~e_wl~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L455-L472] assume !(1 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L463-L471] assume !(2 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L473-L481] assume !(1 == ~c1_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L482-L490] assume !(1 == ~c2_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L491-L499] assume !(1 == ~wb_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L500-L504] assume !(1 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L505-L509] assume !(1 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L510-L514] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L515-L519] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L520-L524] assume !(1 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L525-L529] assume !(1 == ~e_wl~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L531-L671] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L286-L306] assume 0 == ~wl_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L307-L321] assume 0 == ~wl_st~0; [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L311-L318] assume 0 != ~tmp~0; [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L56-L68] assume 0 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L70] ~wl_st~0 := 2; [L71] ~wl_pc~0 := 1; [L72] ~e_wl~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L43] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L322-L336] assume 0 == ~c1_st~0; [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L326-L333] assume 0 != ~tmp___0~0; [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L127-L135] assume 0 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L138-L161] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L44] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L337-L351] assume 0 == ~c2_st~0; [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L341-L348] assume 0 != ~tmp___1~0; [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L172-L180] assume 0 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L183-L206] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L45] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L352-L366] assume 0 == ~wb_st~0; [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L356-L363] assume 0 != ~tmp___2~0; [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L217-L225] assume 0 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L228-L238] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L46] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L367-L381] assume !(0 == ~r_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L286-L306] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L289-L305] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L292-L304] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L295-L303] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L298-L302] assume !(0 == ~r_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L275-L388] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L538-L548] assume !(1 == ~c_req_up~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L550-L554] assume !(0 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L555-L559] assume !(0 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L560-L564] assume !(0 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L565-L569] assume !(0 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L570-L574] assume 0 == ~e_wl~0; [L571] ~e_wl~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L575-L592] assume 1 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L576-L580] assume 1 == ~e_wl~0; [L577] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L593-L601] assume 1 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L594-L598] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L602-L610] assume 1 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L603-L607] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L611-L619] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L612-L616] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L620-L624] assume !(1 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L625-L629] assume !(1 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L630-L634] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L635-L639] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L640-L644] assume !(1 == ~e_c~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L645-L649] assume 1 == ~e_wl~0; [L646] ~e_wl~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L650-L670] assume 0 == ~wl_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L531-L671] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L286-L306] assume 0 == ~wl_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L307-L321] assume 0 == ~wl_st~0; [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L311-L318] assume 0 != ~tmp~0; [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L56-L68] assume !(0 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L59-L67] assume !(2 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L62-L66] assume 1 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L77-L116] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L79] ~t~0 := ~d~0; [L80] ~data~0 := ~d~0; [L81] ~processed~0 := 0; [L82] ~e_f~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L83-L91] assume 1 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L84-L88] assume 1 == ~e_f~0; [L85] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L92-L100] assume 1 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L93-L97] assume 1 == ~e_f~0; [L94] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L101] ~e_f~0 := 2; [L102] ~wl_st~0 := 2; [L103] ~wl_pc~0 := 2; [L104] ~t_b~0 := ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L43] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322-L336] assume 0 == ~c1_st~0; [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L326-L333] assume 0 != ~tmp___0~0; [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L127-L135] assume !(0 == ~c1_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L130-L134] assume 1 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L145-L160] assume 0 == ~processed~0; [L146] ~data~0 := 1 + ~data~0; [L147] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L148-L156] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L149-L153] assume 1 == ~e_g~0; [L150] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L157] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L138-L161] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L44] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337-L351] assume 0 == ~c2_st~0; [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L341-L348] assume 0 != ~tmp___1~0; [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L172-L180] assume !(0 == ~c2_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L175-L179] assume 1 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L190-L205] assume 0 == ~processed~0; [L191] ~data~0 := 1 + ~data~0; [L192] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L193-L201] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L194-L198] assume 1 == ~e_g~0; [L195] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L202] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L183-L206] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L45] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352-L366] assume 0 == ~wb_st~0; [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L356-L363] assume 0 != ~tmp___2~0; [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L217-L225] assume !(0 == ~wb_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L220-L224] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L235] ~c_t~0 := ~data~0; [L236] ~c_req_up~0 := 1; [L237] ~processed~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L228-L238] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L46] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367-L381] assume !(0 == ~r_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286-L306] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289-L305] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292-L304] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295-L303] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298-L302] assume !(0 == ~r_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L275-L388] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L538-L548] assume 1 == ~c_req_up~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L539-L544] assume ~c~0 != ~c_t~0; [L540] ~c~0 := ~c_t~0; [L541] ~e_c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L545] ~c_req_up~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L550-L554] assume !(0 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L555-L559] assume !(0 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L560-L564] assume !(0 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L565-L569] assume 0 == ~e_c~0; [L566] ~e_c~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L570-L574] assume !(0 == ~e_wl~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L575-L592] assume !(1 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L583-L591] assume 2 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L584-L588] assume !(1 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L593-L601] assume 1 == ~c1_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L594-L598] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L602-L610] assume 1 == ~c2_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L603-L607] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L611-L619] assume 1 == ~wb_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L612-L616] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L620-L624] assume 1 == ~e_c~0; [L621] ~r_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L625-L629] assume !(1 == ~e_e~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L630-L634] assume !(1 == ~e_f~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L635-L639] assume !(1 == ~e_g~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L640-L644] assume 1 == ~e_c~0; [L641] ~e_c~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L645-L649] assume !(1 == ~e_wl~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L650-L670] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L653-L669] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L656-L668] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L659-L667] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L662-L666] assume 0 == ~r_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L531-L671] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286-L306] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289-L305] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292-L304] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295-L303] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298-L302] assume 0 == ~r_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L307-L321] assume !(0 == ~wl_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322-L336] assume !(0 == ~c1_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337-L351] assume !(0 == ~c2_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352-L366] assume !(0 == ~wb_st~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367-L381] assume 0 == ~r_st~0; [L369] assume -2147483648 <= #t~nondet4 && #t~nondet4 <= 2147483647; [L369] ~tmp___3~0 := #t~nondet4; [L369] havoc #t~nondet4; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L371-L378] assume 0 != ~tmp___3~0; [L373] ~r_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L374] CALL call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L249] ~d~0 := ~c~0; [L250] ~e_e~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L251-L268] assume !(1 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L259-L267] assume 2 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L260-L264] assume 1 == ~e_e~0; [L261] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L269] ~e_e~0 := 2; [L270] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L47] ensures true; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L374] RET call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L284-L382] assume !false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L286-L306] assume 0 == ~wl_st~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L307-L321] assume 0 == ~wl_st~0; [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L311-L318] assume 0 != ~tmp~0; [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L56-L68] assume !(0 == ~wl_pc~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L59-L67] assume 2 == ~wl_pc~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L108] ~t~0 := ~t_b~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L109-L115] assume !(~d~0 == 1 + ~t~0); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L113] CALL call error(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L13] assert false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] CALL call ULTIMATE.init(); VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=4, ~c1_pc~0=29, ~c1_st~0=24, ~c2_i~0=14, ~c2_pc~0=28, ~c2_st~0=25, ~c_req_up~0=30, ~c_t~0=20, ~c~0=17, ~data~0=18, ~d~0=23, ~e_c~0=11, ~e_e~0=31, ~e_f~0=21, ~e_g~0=10, ~e_p_in~0=8, ~e_wl~0=13, ~p_in~0=15, ~p_out~0=9, ~processed~0=16, ~r_i~0=26, ~r_st~0=7, ~t_b~0=12, ~wb_i~0=5, ~wb_pc~0=19, ~wb_st~0=3, ~wl_i~0=27, ~wl_pc~0=22, ~wl_st~0=6] [L18] ~c~0 := 0; [L19] ~c_t~0 := 0; [L20] ~c_req_up~0 := 0; [L21] ~p_in~0 := 0; [L22] ~p_out~0 := 0; [L23] ~wl_st~0 := 0; [L24] ~c1_st~0 := 0; [L25] ~c2_st~0 := 0; [L26] ~wb_st~0 := 0; [L27] ~r_st~0 := 0; [L28] ~wl_i~0 := 0; [L29] ~c1_i~0 := 0; [L30] ~c2_i~0 := 0; [L31] ~wb_i~0 := 0; [L32] ~r_i~0 := 0; [L33] ~wl_pc~0 := 0; [L34] ~c1_pc~0 := 0; [L35] ~c2_pc~0 := 0; [L36] ~wb_pc~0 := 0; [L37] ~e_e~0 := 0; [L38] ~e_f~0 := 0; [L39] ~e_g~0 := 0; [L40] ~e_c~0 := 0; [L41] ~e_p_in~0 := 0; [L42] ~e_wl~0 := 0; [L48] ~d~0 := 0; [L49] ~data~0 := 0; [L50] ~processed~0 := 0; [L51] ~t_b~0 := 0; VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] RET call ULTIMATE.init(); VAL [~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call #t~ret5 := main(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [L679] havoc ~__retres1~0; [L683] ~e_wl~0 := 2; [L684] ~e_c~0 := ~e_wl~0; [L685] ~e_g~0 := ~e_c~0; [L686] ~e_f~0 := ~e_g~0; [L687] ~e_e~0 := ~e_f~0; [L688] ~wl_pc~0 := 0; [L689] ~c1_pc~0 := 0; [L690] ~c2_pc~0 := 0; [L691] ~wb_pc~0 := 0; [L692] ~wb_i~0 := 1; [L693] ~c2_i~0 := ~wb_i~0; [L694] ~c1_i~0 := ~c2_i~0; [L695] ~wl_i~0 := ~c1_i~0; [L696] ~r_i~0 := 0; [L697] ~c_req_up~0 := 0; [L698] ~d~0 := 0; [L699] ~c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L700] CALL call start_simulation(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L390] havoc ~kernel_st~0; [L393] ~kernel_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L394] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L405] COND TRUE 1 == ~wl_i~0 [L406] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L410] COND TRUE 1 == ~c1_i~0 [L411] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L415] COND TRUE 1 == ~c2_i~0 [L416] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L420] COND TRUE 1 == ~wb_i~0 [L421] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L425] COND FALSE !(1 == ~r_i~0) [L428] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L430] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L435] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L440] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L445] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L450] COND FALSE !(0 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L455] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L463] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L473] COND FALSE !(1 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L482] COND FALSE !(1 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L491] COND FALSE !(1 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L500] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L505] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L510] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L515] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L520] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L525] COND FALSE !(1 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L56] COND TRUE 0 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L70] ~wl_st~0 := 2; [L71] ~wl_pc~0 := 1; [L72] ~e_wl~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L127] COND TRUE 0 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L172] COND TRUE 0 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L217] COND TRUE 0 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L538] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L565] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L570] COND TRUE 0 == ~e_wl~0 [L571] ~e_wl~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L575] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L576] COND TRUE 1 == ~e_wl~0 [L577] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L620] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L640] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L645] COND TRUE 1 == ~e_wl~0 [L646] ~e_wl~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L650] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L59] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L62] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L77-L116] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L79] ~t~0 := ~d~0; [L80] ~data~0 := ~d~0; [L81] ~processed~0 := 0; [L82] ~e_f~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L83] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L84] COND TRUE 1 == ~e_f~0 [L85] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L92] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L93] COND TRUE 1 == ~e_f~0 [L94] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L101] ~e_f~0 := 2; [L102] ~wl_st~0 := 2; [L103] ~wl_pc~0 := 2; [L104] ~t_b~0 := ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L127] COND FALSE !(0 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L130] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L145] COND TRUE 0 == ~processed~0 [L146] ~data~0 := 1 + ~data~0; [L147] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L148] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L149] COND TRUE 1 == ~e_g~0 [L150] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L157] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L172] COND FALSE !(0 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L175] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L190] COND TRUE 0 == ~processed~0 [L191] ~data~0 := 1 + ~data~0; [L192] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L193] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L194] COND TRUE 1 == ~e_g~0 [L195] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L202] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L217] COND FALSE !(0 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L220] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L235] ~c_t~0 := ~data~0; [L236] ~c_req_up~0 := 1; [L237] ~processed~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] WARNING: YOUR LOGFILE WAS TOO LONG, SOME LINES IN THE MIDDLE WERE REMOVED. [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L217] COND TRUE 0 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L538] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L565] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L570] COND TRUE 0 == ~e_wl~0 [L571] ~e_wl~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L575] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L576] COND TRUE 1 == ~e_wl~0 [L577] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L620] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L640] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L645] COND TRUE 1 == ~e_wl~0 [L646] ~e_wl~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L650] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L59] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L62] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L77-L116] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L79] ~t~0 := ~d~0; [L80] ~data~0 := ~d~0; [L81] ~processed~0 := 0; [L82] ~e_f~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L83] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L84] COND TRUE 1 == ~e_f~0 [L85] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L92] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L93] COND TRUE 1 == ~e_f~0 [L94] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L101] ~e_f~0 := 2; [L102] ~wl_st~0 := 2; [L103] ~wl_pc~0 := 2; [L104] ~t_b~0 := ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L127] COND FALSE !(0 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L130] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L145] COND TRUE 0 == ~processed~0 [L146] ~data~0 := 1 + ~data~0; [L147] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L148] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L149] COND TRUE 1 == ~e_g~0 [L150] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L157] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L172] COND FALSE !(0 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L175] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L190] COND TRUE 0 == ~processed~0 [L191] ~data~0 := 1 + ~data~0; [L192] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L193] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L194] COND TRUE 1 == ~e_g~0 [L195] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L202] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L217] COND FALSE !(0 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L220] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L235] ~c_t~0 := ~data~0; [L236] ~c_req_up~0 := 1; [L237] ~processed~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L538] COND TRUE 1 == ~c_req_up~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L539] COND TRUE ~c~0 != ~c_t~0 [L540] ~c~0 := ~c_t~0; [L541] ~e_c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L545] ~c_req_up~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L565] COND TRUE 0 == ~e_c~0 [L566] ~e_c~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L570] COND FALSE !(0 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L575] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L583] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L584] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L620] COND TRUE 1 == ~e_c~0 [L621] ~r_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L640] COND TRUE 1 == ~e_c~0 [L641] ~e_c~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L645] COND FALSE !(1 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L650] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L653] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L656] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L659] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L662] COND TRUE 0 == ~r_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298] COND TRUE 0 == ~r_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L307] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367] COND TRUE 0 == ~r_st~0 [L369] assume -2147483648 <= #t~nondet4 && #t~nondet4 <= 2147483647; [L369] ~tmp___3~0 := #t~nondet4; [L369] havoc #t~nondet4; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L371-L378] COND TRUE 0 != ~tmp___3~0 [L373] ~r_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L374] CALL call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L249] ~d~0 := ~c~0; [L250] ~e_e~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L251] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L259] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L260] COND TRUE 1 == ~e_e~0 [L261] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L269] ~e_e~0 := 2; [L270] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L374] RET call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L59] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L108] ~t~0 := ~t_b~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L109] COND FALSE !(~d~0 == 1 + ~t~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L113] CALL call error(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L13] assert false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] ----- ----- class de.uni_freiburg.informatik.ultimate.boogie.procedureinliner.backtranslation.InlinerBacktranslator [?] CALL call ULTIMATE.init(); VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=4, ~c1_pc~0=29, ~c1_st~0=24, ~c2_i~0=14, ~c2_pc~0=28, ~c2_st~0=25, ~c_req_up~0=30, ~c_t~0=20, ~c~0=17, ~data~0=18, ~d~0=23, ~e_c~0=11, ~e_e~0=31, ~e_f~0=21, ~e_g~0=10, ~e_p_in~0=8, ~e_wl~0=13, ~p_in~0=15, ~p_out~0=9, ~processed~0=16, ~r_i~0=26, ~r_st~0=7, ~t_b~0=12, ~wb_i~0=5, ~wb_pc~0=19, ~wb_st~0=3, ~wl_i~0=27, ~wl_pc~0=22, ~wl_st~0=6] [L18] ~c~0 := 0; [L19] ~c_t~0 := 0; [L20] ~c_req_up~0 := 0; [L21] ~p_in~0 := 0; [L22] ~p_out~0 := 0; [L23] ~wl_st~0 := 0; [L24] ~c1_st~0 := 0; [L25] ~c2_st~0 := 0; [L26] ~wb_st~0 := 0; [L27] ~r_st~0 := 0; [L28] ~wl_i~0 := 0; [L29] ~c1_i~0 := 0; [L30] ~c2_i~0 := 0; [L31] ~wb_i~0 := 0; [L32] ~r_i~0 := 0; [L33] ~wl_pc~0 := 0; [L34] ~c1_pc~0 := 0; [L35] ~c2_pc~0 := 0; [L36] ~wb_pc~0 := 0; [L37] ~e_e~0 := 0; [L38] ~e_f~0 := 0; [L39] ~e_g~0 := 0; [L40] ~e_c~0 := 0; [L41] ~e_p_in~0 := 0; [L42] ~e_wl~0 := 0; [L48] ~d~0 := 0; [L49] ~data~0 := 0; [L50] ~processed~0 := 0; [L51] ~t_b~0 := 0; VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] RET call ULTIMATE.init(); VAL [~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call #t~ret5 := main(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [L679] havoc ~__retres1~0; [L683] ~e_wl~0 := 2; [L684] ~e_c~0 := ~e_wl~0; [L685] ~e_g~0 := ~e_c~0; [L686] ~e_f~0 := ~e_g~0; [L687] ~e_e~0 := ~e_f~0; [L688] ~wl_pc~0 := 0; [L689] ~c1_pc~0 := 0; [L690] ~c2_pc~0 := 0; [L691] ~wb_pc~0 := 0; [L692] ~wb_i~0 := 1; [L693] ~c2_i~0 := ~wb_i~0; [L694] ~c1_i~0 := ~c2_i~0; [L695] ~wl_i~0 := ~c1_i~0; [L696] ~r_i~0 := 0; [L697] ~c_req_up~0 := 0; [L698] ~d~0 := 0; [L699] ~c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L700] CALL call start_simulation(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L390] havoc ~kernel_st~0; [L393] ~kernel_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L394] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L405] COND TRUE 1 == ~wl_i~0 [L406] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L410] COND TRUE 1 == ~c1_i~0 [L411] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L415] COND TRUE 1 == ~c2_i~0 [L416] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L420] COND TRUE 1 == ~wb_i~0 [L421] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L425] COND FALSE !(1 == ~r_i~0) [L428] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L430] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L435] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L440] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L445] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L450] COND FALSE !(0 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L455] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L463] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L473] COND FALSE !(1 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L482] COND FALSE !(1 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L491] COND FALSE !(1 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L500] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L505] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L510] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L515] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L520] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L525] COND FALSE !(1 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L56] COND TRUE 0 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L70] ~wl_st~0 := 2; [L71] ~wl_pc~0 := 1; [L72] ~e_wl~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L127] COND TRUE 0 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L172] COND TRUE 0 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L217] COND TRUE 0 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L538] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L565] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L570] COND TRUE 0 == ~e_wl~0 [L571] ~e_wl~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L575] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L576] COND TRUE 1 == ~e_wl~0 [L577] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L620] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L640] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L645] COND TRUE 1 == ~e_wl~0 [L646] ~e_wl~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L650] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L59] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L62] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L77-L116] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L79] ~t~0 := ~d~0; [L80] ~data~0 := ~d~0; [L81] ~processed~0 := 0; [L82] ~e_f~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L83] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L84] COND TRUE 1 == ~e_f~0 [L85] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L92] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L93] COND TRUE 1 == ~e_f~0 [L94] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L101] ~e_f~0 := 2; [L102] ~wl_st~0 := 2; [L103] ~wl_pc~0 := 2; [L104] ~t_b~0 := ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L127] COND FALSE !(0 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L130] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L145] COND TRUE 0 == ~processed~0 [L146] ~data~0 := 1 + ~data~0; [L147] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L148] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L149] COND TRUE 1 == ~e_g~0 [L150] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L157] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L172] COND FALSE !(0 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L175] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L190] COND TRUE 0 == ~processed~0 [L191] ~data~0 := 1 + ~data~0; [L192] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L193] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L194] COND TRUE 1 == ~e_g~0 [L195] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L202] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L217] COND FALSE !(0 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L220] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L235] ~c_t~0 := ~data~0; [L236] ~c_req_up~0 := 1; [L237] ~processed~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L538] COND TRUE 1 == ~c_req_up~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L539] COND TRUE ~c~0 != ~c_t~0 [L540] ~c~0 := ~c_t~0; [L541] ~e_c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L545] ~c_req_up~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L565] COND TRUE 0 == ~e_c~0 [L566] ~e_c~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L570] COND FALSE !(0 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L575] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L583] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L584] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L620] COND TRUE 1 == ~e_c~0 [L621] ~r_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L640] COND TRUE 1 == ~e_c~0 [L641] ~e_c~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L645] COND FALSE !(1 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L650] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L653] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L656] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L659] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L662] COND TRUE 0 == ~r_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298] COND TRUE 0 == ~r_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L307] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367] COND TRUE 0 == ~r_st~0 [L369] assume -2147483648 <= #t~nondet4 && #t~nondet4 <= 2147483647; [L369] ~tmp___3~0 := #t~nondet4; [L369] havoc #t~nondet4; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L371-L378] COND TRUE 0 != ~tmp___3~0 [L373] ~r_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L374] CALL call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L249] ~d~0 := ~c~0; [L250] ~e_e~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L251] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L259] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L260] COND TRUE 1 == ~e_e~0 [L261] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L269] ~e_e~0 := 2; [L270] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L374] RET call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L59] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L108] ~t~0 := ~t_b~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L109] COND FALSE !(~d~0 == 1 + ~t~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L113] CALL call error(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L13] assert false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [?] CALL call ULTIMATE.init(); VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=4, ~c1_pc~0=29, ~c1_st~0=24, ~c2_i~0=14, ~c2_pc~0=28, ~c2_st~0=25, ~c_req_up~0=30, ~c_t~0=20, ~c~0=17, ~data~0=18, ~d~0=23, ~e_c~0=11, ~e_e~0=31, ~e_f~0=21, ~e_g~0=10, ~e_p_in~0=8, ~e_wl~0=13, ~p_in~0=15, ~p_out~0=9, ~processed~0=16, ~r_i~0=26, ~r_st~0=7, ~t_b~0=12, ~wb_i~0=5, ~wb_pc~0=19, ~wb_st~0=3, ~wl_i~0=27, ~wl_pc~0=22, ~wl_st~0=6] [L18] ~c~0 := 0; [L19] ~c_t~0 := 0; [L20] ~c_req_up~0 := 0; [L21] ~p_in~0 := 0; [L22] ~p_out~0 := 0; [L23] ~wl_st~0 := 0; [L24] ~c1_st~0 := 0; [L25] ~c2_st~0 := 0; [L26] ~wb_st~0 := 0; [L27] ~r_st~0 := 0; [L28] ~wl_i~0 := 0; [L29] ~c1_i~0 := 0; [L30] ~c2_i~0 := 0; [L31] ~wb_i~0 := 0; [L32] ~r_i~0 := 0; [L33] ~wl_pc~0 := 0; [L34] ~c1_pc~0 := 0; [L35] ~c2_pc~0 := 0; [L36] ~wb_pc~0 := 0; [L37] ~e_e~0 := 0; [L38] ~e_f~0 := 0; [L39] ~e_g~0 := 0; [L40] ~e_c~0 := 0; [L41] ~e_p_in~0 := 0; [L42] ~e_wl~0 := 0; [L48] ~d~0 := 0; [L49] ~data~0 := 0; [L50] ~processed~0 := 0; [L51] ~t_b~0 := 0; VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] RET call ULTIMATE.init(); VAL [~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call #t~ret5 := main(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [L679] havoc ~__retres1~0; [L683] ~e_wl~0 := 2; [L684] ~e_c~0 := ~e_wl~0; [L685] ~e_g~0 := ~e_c~0; [L686] ~e_f~0 := ~e_g~0; [L687] ~e_e~0 := ~e_f~0; [L688] ~wl_pc~0 := 0; [L689] ~c1_pc~0 := 0; [L690] ~c2_pc~0 := 0; [L691] ~wb_pc~0 := 0; [L692] ~wb_i~0 := 1; [L693] ~c2_i~0 := ~wb_i~0; [L694] ~c1_i~0 := ~c2_i~0; [L695] ~wl_i~0 := ~c1_i~0; [L696] ~r_i~0 := 0; [L697] ~c_req_up~0 := 0; [L698] ~d~0 := 0; [L699] ~c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L700] CALL call start_simulation(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L390] havoc ~kernel_st~0; [L393] ~kernel_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L394] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L405] COND TRUE 1 == ~wl_i~0 [L406] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L410] COND TRUE 1 == ~c1_i~0 [L411] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L415] COND TRUE 1 == ~c2_i~0 [L416] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L420] COND TRUE 1 == ~wb_i~0 [L421] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L425] COND FALSE !(1 == ~r_i~0) [L428] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L430] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L435] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L440] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L445] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L450] COND FALSE !(0 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L455] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L463] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L473] COND FALSE !(1 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L482] COND FALSE !(1 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L491] COND FALSE !(1 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L500] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L505] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L510] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L515] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L520] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L525] COND FALSE !(1 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L56] COND TRUE 0 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L70] ~wl_st~0 := 2; [L71] ~wl_pc~0 := 1; [L72] ~e_wl~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L127] COND TRUE 0 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L172] COND TRUE 0 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L217] COND TRUE 0 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L538] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L565] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L570] COND TRUE 0 == ~e_wl~0 [L571] ~e_wl~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L575] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L576] COND TRUE 1 == ~e_wl~0 [L577] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L620] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L640] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L645] COND TRUE 1 == ~e_wl~0 [L646] ~e_wl~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L650] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L59] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L62] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L77-L116] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L79] ~t~0 := ~d~0; [L80] ~data~0 := ~d~0; [L81] ~processed~0 := 0; [L82] ~e_f~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L83] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L84] COND TRUE 1 == ~e_f~0 [L85] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L92] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L93] COND TRUE 1 == ~e_f~0 [L94] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L101] ~e_f~0 := 2; [L102] ~wl_st~0 := 2; [L103] ~wl_pc~0 := 2; [L104] ~t_b~0 := ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L127] COND FALSE !(0 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L130] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L145] COND TRUE 0 == ~processed~0 [L146] ~data~0 := 1 + ~data~0; [L147] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L148] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L149] COND TRUE 1 == ~e_g~0 [L150] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L157] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L172] COND FALSE !(0 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L175] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L190] COND TRUE 0 == ~processed~0 [L191] ~data~0 := 1 + ~data~0; [L192] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L193] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L194] COND TRUE 1 == ~e_g~0 [L195] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L202] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L217] COND FALSE !(0 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L220] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L235] ~c_t~0 := ~data~0; [L236] ~c_req_up~0 := 1; [L237] ~processed~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L538] COND TRUE 1 == ~c_req_up~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L539] COND TRUE ~c~0 != ~c_t~0 [L540] ~c~0 := ~c_t~0; [L541] ~e_c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L545] ~c_req_up~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L565] COND TRUE 0 == ~e_c~0 [L566] ~e_c~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L570] COND FALSE !(0 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L575] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L583] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L584] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L620] COND TRUE 1 == ~e_c~0 [L621] ~r_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L640] COND TRUE 1 == ~e_c~0 [L641] ~e_c~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L645] COND FALSE !(1 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L650] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L653] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L656] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L659] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L662] COND TRUE 0 == ~r_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298] COND TRUE 0 == ~r_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L307] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367] COND TRUE 0 == ~r_st~0 [L369] assume -2147483648 <= #t~nondet4 && #t~nondet4 <= 2147483647; [L369] ~tmp___3~0 := #t~nondet4; [L369] havoc #t~nondet4; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L371-L378] COND TRUE 0 != ~tmp___3~0 [L373] ~r_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L374] CALL call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L249] ~d~0 := ~c~0; [L250] ~e_e~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L251] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L259] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L260] COND TRUE 1 == ~e_e~0 [L261] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L269] ~e_e~0 := 2; [L270] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L374] RET call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L59] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L108] ~t~0 := ~t_b~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L109] COND FALSE !(~d~0 == 1 + ~t~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L113] CALL call error(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L13] assert false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] ----- ----- class de.uni_freiburg.informatik.ultimate.plugins.generator.cacsl2boogietranslator.CACSL2BoogieBacktranslator [?] CALL call ULTIMATE.init(); VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=4, ~c1_pc~0=29, ~c1_st~0=24, ~c2_i~0=14, ~c2_pc~0=28, ~c2_st~0=25, ~c_req_up~0=30, ~c_t~0=20, ~c~0=17, ~data~0=18, ~d~0=23, ~e_c~0=11, ~e_e~0=31, ~e_f~0=21, ~e_g~0=10, ~e_p_in~0=8, ~e_wl~0=13, ~p_in~0=15, ~p_out~0=9, ~processed~0=16, ~r_i~0=26, ~r_st~0=7, ~t_b~0=12, ~wb_i~0=5, ~wb_pc~0=19, ~wb_st~0=3, ~wl_i~0=27, ~wl_pc~0=22, ~wl_st~0=6] [L18] ~c~0 := 0; [L19] ~c_t~0 := 0; [L20] ~c_req_up~0 := 0; [L21] ~p_in~0 := 0; [L22] ~p_out~0 := 0; [L23] ~wl_st~0 := 0; [L24] ~c1_st~0 := 0; [L25] ~c2_st~0 := 0; [L26] ~wb_st~0 := 0; [L27] ~r_st~0 := 0; [L28] ~wl_i~0 := 0; [L29] ~c1_i~0 := 0; [L30] ~c2_i~0 := 0; [L31] ~wb_i~0 := 0; [L32] ~r_i~0 := 0; [L33] ~wl_pc~0 := 0; [L34] ~c1_pc~0 := 0; [L35] ~c2_pc~0 := 0; [L36] ~wb_pc~0 := 0; [L37] ~e_e~0 := 0; [L38] ~e_f~0 := 0; [L39] ~e_g~0 := 0; [L40] ~e_c~0 := 0; [L41] ~e_p_in~0 := 0; [L42] ~e_wl~0 := 0; [L48] ~d~0 := 0; [L49] ~data~0 := 0; [L50] ~processed~0 := 0; [L51] ~t_b~0 := 0; VAL [old(~c1_i~0)=4, old(~c1_pc~0)=29, old(~c1_st~0)=24, old(~c2_i~0)=14, old(~c2_pc~0)=28, old(~c2_st~0)=25, old(~c_req_up~0)=30, old(~c_t~0)=20, old(~c~0)=17, old(~data~0)=18, old(~d~0)=23, old(~e_c~0)=11, old(~e_e~0)=31, old(~e_f~0)=21, old(~e_g~0)=10, old(~e_p_in~0)=8, old(~e_wl~0)=13, old(~p_in~0)=15, old(~p_out~0)=9, old(~processed~0)=16, old(~r_i~0)=26, old(~r_st~0)=7, old(~t_b~0)=12, old(~wb_i~0)=5, old(~wb_pc~0)=19, old(~wb_st~0)=3, old(~wl_i~0)=27, old(~wl_pc~0)=22, old(~wl_st~0)=6, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] RET call ULTIMATE.init(); VAL [~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [?] CALL call #t~ret5 := main(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=0, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=0, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=0, ~e_e~0=0, ~e_f~0=0, ~e_g~0=0, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=0, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=0, ~wl_pc~0=0, ~wl_st~0=0] [L679] havoc ~__retres1~0; [L683] ~e_wl~0 := 2; [L684] ~e_c~0 := ~e_wl~0; [L685] ~e_g~0 := ~e_c~0; [L686] ~e_f~0 := ~e_g~0; [L687] ~e_e~0 := ~e_f~0; [L688] ~wl_pc~0 := 0; [L689] ~c1_pc~0 := 0; [L690] ~c2_pc~0 := 0; [L691] ~wb_pc~0 := 0; [L692] ~wb_i~0 := 1; [L693] ~c2_i~0 := ~wb_i~0; [L694] ~c1_i~0 := ~c2_i~0; [L695] ~wl_i~0 := ~c1_i~0; [L696] ~r_i~0 := 0; [L697] ~c_req_up~0 := 0; [L698] ~d~0 := 0; [L699] ~c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=0, old(~e_e~0)=0, old(~e_f~0)=0, old(~e_g~0)=0, old(~e_wl~0)=0, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L700] CALL call start_simulation(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L390] havoc ~kernel_st~0; [L393] ~kernel_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L394] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L405] COND TRUE 1 == ~wl_i~0 [L406] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L410] COND TRUE 1 == ~c1_i~0 [L411] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L415] COND TRUE 1 == ~c2_i~0 [L416] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L420] COND TRUE 1 == ~wb_i~0 [L421] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L425] COND FALSE !(1 == ~r_i~0) [L428] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L430] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L435] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L440] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L445] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L450] COND FALSE !(0 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L455] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L463] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L473] COND FALSE !(1 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L482] COND FALSE !(1 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L491] COND FALSE !(1 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L500] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L505] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L510] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L515] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L520] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L525] COND FALSE !(1 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L56] COND TRUE 0 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=0, ~wl_st~0=1] [L70] ~wl_st~0 := 2; [L71] ~wl_pc~0 := 1; [L72] ~e_wl~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L127] COND TRUE 0 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=0, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L172] COND TRUE 0 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=0, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L217] COND TRUE 0 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=0, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L538] COND FALSE !(1 == ~c_req_up~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L565] COND FALSE !(0 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=0, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L570] COND TRUE 0 == ~e_wl~0 [L571] ~e_wl~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L575] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=2] [L576] COND TRUE 1 == ~e_wl~0 [L577] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L620] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L640] COND FALSE !(1 == ~e_c~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=1, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L645] COND TRUE 1 == ~e_wl~0 [L646] ~e_wl~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L650] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L59] COND FALSE !(2 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L62] COND TRUE 1 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L77-L116] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L79] ~t~0 := ~d~0; [L80] ~data~0 := ~d~0; [L81] ~processed~0 := 0; [L82] ~e_f~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L83] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L84] COND TRUE 1 == ~e_f~0 [L85] ~c1_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L92] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L93] COND TRUE 1 == ~e_f~0 [L94] ~c2_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=1, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=1, ~wl_st~0=1] [L101] ~e_f~0 := 2; [L102] ~wl_st~0 := 2; [L103] ~wl_pc~0 := 2; [L104] ~t_b~0 := ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L314] RET call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND TRUE 0 == ~c1_st~0 [L324] assume -2147483648 <= #t~nondet1 && #t~nondet1 <= 2147483647; [L324] ~tmp___0~0 := #t~nondet1; [L324] havoc #t~nondet1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=0, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L326-L333] COND TRUE 0 != ~tmp___0~0 [L328] ~c1_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] CALL call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L127] COND FALSE !(0 == ~c1_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L130] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=0, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L145] COND TRUE 0 == ~processed~0 [L146] ~data~0 := 1 + ~data~0; [L147] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L148] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L149] COND TRUE 1 == ~e_g~0 [L150] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L157] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L138-L161] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=1, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L140] ~c1_st~0 := 2; [L141] ~c1_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=1, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L329] RET call compute1(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND TRUE 0 == ~c2_st~0 [L339] assume -2147483648 <= #t~nondet2 && #t~nondet2 <= 2147483647; [L339] ~tmp___1~0 := #t~nondet2; [L339] havoc #t~nondet2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=0, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L341-L348] COND TRUE 0 != ~tmp___1~0 [L343] ~c2_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] CALL call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L172] COND FALSE !(0 == ~c2_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L175] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=1, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L190] COND TRUE 0 == ~processed~0 [L191] ~data~0 := 1 + ~data~0; [L192] ~e_g~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L193] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L194] COND TRUE 1 == ~e_g~0 [L195] ~wb_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=1, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L202] ~e_g~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L183-L206] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=1, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L185] ~c2_st~0 := 2; [L186] ~c2_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=1, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=1, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L344] RET call compute2(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND TRUE 0 == ~wb_st~0 [L354] assume -2147483648 <= #t~nondet3 && #t~nondet3 <= 2147483647; [L354] ~tmp___2~0 := #t~nondet3; [L354] havoc #t~nondet3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=0, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L356-L363] COND TRUE 0 != ~tmp___2~0 [L358] ~wb_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] CALL call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L217] COND FALSE !(0 == ~wb_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L220] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=0, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=0, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L235] ~c_t~0 := ~data~0; [L236] ~c_req_up~0 := 1; [L237] ~processed~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L228-L238] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=1, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L230] ~wb_st~0 := 2; [L231] ~wb_pc~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=1, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L359] RET call write_back(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298] COND FALSE !(0 == ~r_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=2, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=1, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___0~0=1, ~tmp___1~0=1, ~tmp___2~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] RET call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L537] ~kernel_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L538] COND TRUE 1 == ~c_req_up~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=0, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L539] COND TRUE ~c~0 != ~c_t~0 [L540] ~c~0 := ~c_t~0; [L541] ~e_c~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=1, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L545] ~c_req_up~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L549] ~kernel_st~0 := 3; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L550] COND FALSE !(0 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L555] COND FALSE !(0 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L560] COND FALSE !(0 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=0, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L565] COND TRUE 0 == ~e_c~0 [L566] ~e_c~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L570] COND FALSE !(0 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L575] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L583] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L584] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L593] COND TRUE 1 == ~c1_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L594] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L602] COND TRUE 1 == ~c2_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L603] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L611] COND TRUE 1 == ~wb_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L612] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L620] COND TRUE 1 == ~e_c~0 [L621] ~r_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L625] COND FALSE !(1 == ~e_e~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L630] COND FALSE !(1 == ~e_f~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L635] COND FALSE !(1 == ~e_g~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=1, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L640] COND TRUE 1 == ~e_c~0 [L641] ~e_c~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L645] COND FALSE !(1 == ~e_wl~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L650] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L653] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L656] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L659] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L662] COND TRUE 0 == ~r_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L531-L671] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=3, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L534] ~kernel_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=0, old(~c1_st~0)=0, old(~c2_i~0)=0, old(~c2_pc~0)=0, old(~c2_st~0)=0, old(~c_req_up~0)=0, old(~c_t~0)=0, old(~c~0)=0, old(~data~0)=0, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=0, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=0, old(~wb_st~0)=0, old(~wl_i~0)=0, old(~wl_pc~0)=0, old(~wl_st~0)=0, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~kernel_st~0=1, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L535] CALL call eval(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L276] havoc ~tmp~0; [L277] havoc ~tmp___0~0; [L278] havoc ~tmp___1~0; [L279] havoc ~tmp___2~0; [L280] havoc ~tmp___3~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L286] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L289] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L292] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L295] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L298] COND TRUE 0 == ~r_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L307] COND FALSE !(0 == ~wl_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L322] COND FALSE !(0 == ~c1_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L337] COND FALSE !(0 == ~c2_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L352] COND FALSE !(0 == ~wb_st~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L367] COND TRUE 0 == ~r_st~0 [L369] assume -2147483648 <= #t~nondet4 && #t~nondet4 <= 2147483647; [L369] ~tmp___3~0 := #t~nondet4; [L369] havoc #t~nondet4; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=0, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L371-L378] COND TRUE 0 != ~tmp___3~0 [L373] ~r_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L374] CALL call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=0, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L249] ~d~0 := ~c~0; [L250] ~e_e~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L251] COND FALSE !(1 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L259] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=2] [L260] COND TRUE 1 == ~e_e~0 [L261] ~wl_st~0 := 0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=1, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=1, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L269] ~e_e~0 := 2; [L270] ~r_st~0 := 2; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=1, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L374] RET call read(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L284-L382] COND FALSE !(false) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L286] COND TRUE 0 == ~wl_st~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L307] COND TRUE 0 == ~wl_st~0 [L309] assume -2147483648 <= #t~nondet0 && #t~nondet0 <= 2147483647; [L309] ~tmp~0 := #t~nondet0; [L309] havoc #t~nondet0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=0] [L311-L318] COND TRUE 0 != ~tmp~0 [L313] ~wl_st~0 := 1; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=2, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~tmp___3~0=1, ~tmp~0=1, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L314] CALL call write_loop(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L53] havoc ~t~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L56] COND FALSE !(0 == ~wl_pc~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L59] COND TRUE 2 == ~wl_pc~0 VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L108] ~t~0 := ~t_b~0; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L109] COND FALSE !(~d~0 == 1 + ~t~0) VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~t~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L113] CALL call error(); VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L13] assert false; VAL [old(~c1_i~0)=0, old(~c1_pc~0)=1, old(~c1_st~0)=2, old(~c2_i~0)=0, old(~c2_pc~0)=1, old(~c2_st~0)=2, old(~c_req_up~0)=0, old(~c_t~0)=2, old(~c~0)=0, old(~data~0)=2, old(~d~0)=0, old(~e_c~0)=2, old(~e_e~0)=2, old(~e_f~0)=2, old(~e_g~0)=2, old(~e_wl~0)=2, old(~processed~0)=1, old(~r_i~0)=0, old(~r_st~0)=0, old(~t_b~0)=0, old(~wb_i~0)=0, old(~wb_pc~0)=1, old(~wb_st~0)=2, old(~wl_i~0)=0, old(~wl_pc~0)=2, old(~wl_st~0)=1, ~c1_i~0=1, ~c1_pc~0=1, ~c1_st~0=2, ~c2_i~0=1, ~c2_pc~0=1, ~c2_st~0=2, ~c_req_up~0=0, ~c_t~0=2, ~c~0=2, ~data~0=2, ~d~0=2, ~e_c~0=2, ~e_e~0=2, ~e_f~0=2, ~e_g~0=2, ~e_p_in~0=0, ~e_wl~0=2, ~p_in~0=0, ~p_out~0=0, ~processed~0=1, ~r_i~0=0, ~r_st~0=2, ~t_b~0=0, ~wb_i~0=1, ~wb_pc~0=1, ~wb_st~0=2, ~wl_i~0=1, ~wl_pc~0=2, ~wl_st~0=1] [L18] int c ; [L19] int c_t ; [L20] int c_req_up ; [L21] int p_in ; [L22] int p_out ; [L23] int wl_st ; [L24] int c1_st ; [L25] int c2_st ; [L26] int wb_st ; [L27] int r_st ; [L28] int wl_i ; [L29] int c1_i ; [L30] int c2_i ; [L31] int wb_i ; [L32] int r_i ; [L33] int wl_pc ; [L34] int c1_pc ; [L35] int c2_pc ; [L36] int wb_pc ; [L37] int e_e ; [L38] int e_f ; [L39] int e_g ; [L40] int e_c ; [L41] int e_p_in ; [L42] int e_wl ; [L48] int d ; [L49] int data ; [L50] int processed ; [L51] static int t_b ; VAL [\old(c)=17, \old(c1_i)=4, \old(c1_pc)=29, \old(c1_st)=24, \old(c2_i)=14, \old(c2_pc)=28, \old(c2_st)=25, \old(c_req_up)=30, \old(c_t)=20, \old(d)=23, \old(data)=18, \old(e_c)=11, \old(e_e)=31, \old(e_f)=21, \old(e_g)=10, \old(e_p_in)=8, \old(e_wl)=13, \old(p_in)=15, \old(p_out)=9, \old(processed)=16, \old(r_i)=26, \old(r_st)=7, \old(t_b)=12, \old(wb_i)=5, \old(wb_pc)=19, \old(wb_st)=3, \old(wl_i)=27, \old(wl_pc)=22, \old(wl_st)=6, c=0, c1_i=0, c1_pc=0, c1_st=0, c2_i=0, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=0, e_e=0, e_f=0, e_g=0, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=0, wb_pc=0, wb_st=0, wl_i=0, wl_pc=0, wl_st=0] [L679] int __retres1 ; [L683] e_wl = 2 [L684] e_c = e_wl [L685] e_g = e_c [L686] e_f = e_g [L687] e_e = e_f [L688] wl_pc = 0 [L689] c1_pc = 0 [L690] c2_pc = 0 [L691] wb_pc = 0 [L692] wb_i = 1 [L693] c2_i = wb_i [L694] c1_i = c2_i [L695] wl_i = c1_i [L696] r_i = 0 [L697] c_req_up = 0 [L698] d = 0 [L699] c = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=0, \old(e_e)=0, \old(e_f)=0, \old(e_g)=0, \old(e_wl)=0, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L700] CALL start_simulation() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L390] int kernel_st ; [L393] kernel_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L394] COND FALSE !((int )c_req_up == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L405] COND TRUE (int )wl_i == 1 [L406] wl_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L410] COND TRUE (int )c1_i == 1 [L411] c1_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L415] COND TRUE (int )c2_i == 1 [L416] c2_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L420] COND TRUE (int )wb_i == 1 [L421] wb_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L425] COND FALSE !((int )r_i == 1) [L428] r_st = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L430] COND FALSE !((int )e_f == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L435] COND FALSE !((int )e_g == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L440] COND FALSE !((int )e_e == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L445] COND FALSE !((int )e_c == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L450] COND FALSE !((int )e_wl == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L455] COND FALSE !((int )wl_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L463] COND FALSE !((int )wl_pc == 2) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L473] COND FALSE !((int )c1_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L482] COND FALSE !((int )c2_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L491] COND FALSE !((int )wb_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L500] COND FALSE !((int )e_c == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L505] COND FALSE !((int )e_e == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L510] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L515] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L520] COND FALSE !((int )e_c == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L525] COND FALSE !((int )e_wl == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L531] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L534] kernel_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=1, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L535] CALL eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L276] int tmp ; [L277] int tmp___0 ; [L278] int tmp___1 ; [L279] int tmp___2 ; [L280] int tmp___3 ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L286] COND TRUE (int )wl_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L307] COND TRUE (int )wl_st == 0 [L309] tmp = __VERIFIER_nondet_int() [L311] COND TRUE \read(tmp) [L313] wl_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=1] [L314] CALL write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=1, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=1] [L53] int t ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=1, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=1] [L56] COND TRUE (int )wl_pc == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=1, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=1] [L70] wl_st = 2 [L71] wl_pc = 1 [L72] e_wl = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=1, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L314] RET write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L322] COND TRUE (int )c1_st == 0 [L324] tmp___0 = __VERIFIER_nondet_int() [L326] COND TRUE \read(tmp___0) [L328] c1_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=1, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L329] CALL compute1() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=1, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L127] COND TRUE (int )c1_pc == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=1, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L138] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=1, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L140] c1_st = 2 [L141] c1_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L329] RET compute1() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L337] COND TRUE (int )c2_st == 0 [L339] tmp___1 = __VERIFIER_nondet_int() [L341] COND TRUE \read(tmp___1) [L343] c2_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=1, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L344] CALL compute2() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=1, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L172] COND TRUE (int )c2_pc == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=1, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L183] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=1, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L185] c2_st = 2 [L186] c2_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L344] RET compute2() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L352] COND TRUE (int )wb_st == 0 [L354] tmp___2 = __VERIFIER_nondet_int() [L356] COND TRUE \read(tmp___2) [L358] wb_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=0, wb_st=1, wl_i=1, wl_pc=1, wl_st=2] [L359] CALL write_back() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=1, wl_i=1, wl_pc=1, wl_st=2] [L217] COND TRUE (int )wb_pc == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=1, wl_i=1, wl_pc=1, wl_st=2] [L228] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=1, wl_i=1, wl_pc=1, wl_st=2] [L230] wb_st = 2 [L231] wb_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L359] RET write_back() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L367] COND FALSE !((int )r_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L286] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L289] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L292] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L295] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L298] COND FALSE !((int )r_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L535] RET eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=1, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L537] kernel_st = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L538] COND FALSE !((int )c_req_up == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L549] kernel_st = 3 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L550] COND FALSE !((int )e_f == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L555] COND FALSE !((int )e_g == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L560] COND FALSE !((int )e_e == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L565] COND FALSE !((int )e_c == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L570] COND TRUE (int )e_wl == 0 [L571] e_wl = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L575] COND TRUE (int )wl_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L576] COND TRUE (int )e_wl == 1 [L577] wl_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L593] COND TRUE (int )c1_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L594] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L602] COND TRUE (int )c2_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L603] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L611] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L612] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L620] COND FALSE !((int )e_c == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L625] COND FALSE !((int )e_e == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L630] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L635] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L640] COND FALSE !((int )e_c == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L645] COND TRUE (int )e_wl == 1 [L646] e_wl = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L650] COND TRUE (int )wl_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L531] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L534] kernel_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=1, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L535] CALL eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L276] int tmp ; [L277] int tmp___0 ; [L278] int tmp___1 ; [L279] int tmp___2 ; [L280] int tmp___3 ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L286] COND TRUE (int )wl_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L307] COND TRUE (int )wl_st == 0 [L309] tmp = __VERIFIER_nondet_int() [L311] COND TRUE \read(tmp) [L313] wl_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L314] CALL write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L53] int t ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L56] COND FALSE !((int )wl_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L59] COND FALSE !((int )wl_pc == 2) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L62] COND TRUE (int )wl_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L77] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L79] t = d [L80] data = d [L81] processed = 0 [L82] e_f = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L83] COND TRUE (int )c1_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L84] COND TRUE (int )e_f == 1 [L85] c1_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L92] COND TRUE (int )c2_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L93] COND TRUE (int )e_f == 1 [L94] c2_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L101] e_f = 2 [L102] wl_st = 2 [L103] wl_pc = 2 [L104] t_b = t VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L314] RET write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L322] COND TRUE (int )c1_st == 0 [L324] tmp___0 = __VERIFIER_nondet_int() [L326] COND TRUE \read(tmp___0) [L328] c1_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L329] CALL compute1() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L127] COND FALSE !((int )c1_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L130] COND TRUE (int )c1_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L145] COND TRUE ! processed [L146] data += 1 [L147] e_g = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L148] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L149] COND TRUE (int )e_g == 1 [L150] wb_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L157] e_g = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L138] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L140] c1_st = 2 [L141] c1_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L329] RET compute1() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L337] COND TRUE (int )c2_st == 0 [L339] tmp___1 = __VERIFIER_nondet_int() [L341] COND TRUE \read(tmp___1) [L343] c2_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L344] CALL compute2() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L172] COND FALSE !((int )c2_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L175] COND TRUE (int )c2_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L190] COND TRUE ! processed [L191] data += 1 [L192] e_g = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L193] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L194] COND TRUE (int )e_g == 1 [L195] wb_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L202] e_g = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L183] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L185] c2_st = 2 [L186] c2_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L344] RET compute2() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L352] COND TRUE (int )wb_st == 0 [L354] tmp___2 = __VERIFIER_nondet_int() [L356] COND TRUE \read(tmp___2) [L358] wb_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L359] CALL write_back() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L217] COND FALSE !((int )wb_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L220] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L235] c_t = data [L236] c_req_up = 1 [L237] processed = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L228] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L230] wb_st = 2 [L231] wb_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L359] RET write_back() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L367] COND FALSE !((int )r_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L286] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L289] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L292] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L295] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L298] COND FALSE !((int )r_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L535] RET eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=1, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L537] kernel_st = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L538] COND TRUE (int )c_req_up == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L539] COND TRUE c != c_t [L540] c = c_t [L541] e_c = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L545] c_req_up = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L549] kernel_st = 3 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L550] COND FALSE !((int )e_f == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L555] COND FALSE !((int )e_g == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L560] COND FALSE !((int )e_e == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L565] COND TRUE (int )e_c == 0 [L566] e_c = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L570] COND FALSE !((int )e_wl == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L575] COND FALSE !((int )wl_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L583] COND TRUE (int )wl_pc == 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L584] COND FALSE !((int )e_e == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L593] COND TRUE (int )c1_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L594] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L602] COND TRUE (int )c2_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L603] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L611] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L612] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L620] COND TRUE (int )e_c == 1 [L621] r_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L625] COND FALSE !((int )e_e == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L630] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L635] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L640] COND TRUE (int )e_c == 1 [L641] e_c = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L645] COND FALSE !((int )e_wl == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L650] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L653] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L656] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L659] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L662] COND TRUE (int )r_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L531] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L534] kernel_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=1, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L535] CALL eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L276] int tmp ; [L277] int tmp___0 ; [L278] int tmp___1 ; [L279] int tmp___2 ; [L280] int tmp___3 ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L286] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L289] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L292] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L295] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L298] COND TRUE (int )r_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L307] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L322] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L337] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L352] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L367] COND TRUE (int )r_st == 0 [L369] tmp___3 = __VERIFIER_nondet_int() [L371] COND TRUE \read(tmp___3) [L373] r_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L374] CALL read() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L249] d = c [L250] e_e = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=1, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L251] COND FALSE !((int )wl_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=1, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L259] COND TRUE (int )wl_pc == 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=1, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L260] COND TRUE (int )e_e == 1 [L261] wl_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=1, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L269] e_e = 2 [L270] r_st = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L374] RET read() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L286] COND TRUE (int )wl_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L307] COND TRUE (int )wl_st == 0 [L309] tmp = __VERIFIER_nondet_int() [L311] COND TRUE \read(tmp) [L313] wl_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L314] CALL write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L53] int t ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L56] COND FALSE !((int )wl_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L59] COND TRUE (int )wl_pc == 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L108] t = t_b VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L109] COND FALSE !(d == t + 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L113] CALL error() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L13] __VERIFIER_error() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] ----- [2018-11-23 03:44:09,053 INFO L145 WitnessManager]: Wrote witness to /tmp/vcloud-vcloud-master/worker/working_dir_7edf5412-f635-450e-9ca6-3c17bb1c1a65/bin-2019/utaipan/witness.graphml [2018-11-23 03:44:09,053 INFO L132 PluginConnector]: ------------------------ END Witness Printer---------------------------- [2018-11-23 03:44:09,054 INFO L168 Benchmark]: Toolchain (without parser) took 135682.74 ms. Allocated memory was 1.0 GB in the beginning and 5.4 GB in the end (delta: 4.4 GB). Free memory was 960.2 MB in the beginning and 4.7 GB in the end (delta: -3.8 GB). Peak memory consumption was 4.0 GB. Max. memory is 11.5 GB. [2018-11-23 03:44:09,055 INFO L168 Benchmark]: CDTParser took 0.19 ms. Allocated memory is still 1.0 GB. Free memory is still 985.4 MB. There was no memory consumed. Max. memory is 11.5 GB. [2018-11-23 03:44:09,055 INFO L168 Benchmark]: CACSL2BoogieTranslator took 257.68 ms. Allocated memory is still 1.0 GB. Free memory was 960.2 MB in the beginning and 935.0 MB in the end (delta: 25.2 MB). Peak memory consumption was 25.2 MB. Max. memory is 11.5 GB. [2018-11-23 03:44:09,056 INFO L168 Benchmark]: Boogie Procedure Inliner took 66.05 ms. Allocated memory was 1.0 GB in the beginning and 1.2 GB in the end (delta: 128.5 MB). Free memory was 935.0 MB in the beginning and 1.1 GB in the end (delta: -187.8 MB). Peak memory consumption was 14.6 MB. Max. memory is 11.5 GB. [2018-11-23 03:44:09,056 INFO L168 Benchmark]: Boogie Preprocessor took 39.11 ms. Allocated memory is still 1.2 GB. Free memory is still 1.1 GB. There was no memory consumed. Max. memory is 11.5 GB. [2018-11-23 03:44:09,056 INFO L168 Benchmark]: RCFGBuilder took 547.39 ms. Allocated memory is still 1.2 GB. Free memory was 1.1 GB in the beginning and 1.1 GB in the end (delta: 47.6 MB). Peak memory consumption was 47.6 MB. Max. memory is 11.5 GB. [2018-11-23 03:44:09,058 INFO L168 Benchmark]: TraceAbstraction took 115938.96 ms. Allocated memory was 1.2 GB in the beginning and 5.4 GB in the end (delta: 4.2 GB). Free memory was 1.1 GB in the beginning and 1.3 GB in the end (delta: -228.2 MB). Peak memory consumption was 4.0 GB. Max. memory is 11.5 GB. [2018-11-23 03:44:09,059 INFO L168 Benchmark]: Witness Printer took 18829.66 ms. Allocated memory was 5.4 GB in the beginning and 5.4 GB in the end (delta: 19.4 MB). Free memory was 1.3 GB in the beginning and 4.7 GB in the end (delta: -3.4 GB). Peak memory consumption was 16.1 MB. Max. memory is 11.5 GB. [2018-11-23 03:44:09,061 INFO L336 ainManager$Toolchain]: ####################### End [Toolchain 1] ####################### --- Results --- * Results from de.uni_freiburg.informatik.ultimate.core: - StatisticsResult: Toolchain Benchmarks Benchmark results are: * CDTParser took 0.19 ms. Allocated memory is still 1.0 GB. Free memory is still 985.4 MB. There was no memory consumed. Max. memory is 11.5 GB. * CACSL2BoogieTranslator took 257.68 ms. Allocated memory is still 1.0 GB. Free memory was 960.2 MB in the beginning and 935.0 MB in the end (delta: 25.2 MB). Peak memory consumption was 25.2 MB. Max. memory is 11.5 GB. * Boogie Procedure Inliner took 66.05 ms. Allocated memory was 1.0 GB in the beginning and 1.2 GB in the end (delta: 128.5 MB). Free memory was 935.0 MB in the beginning and 1.1 GB in the end (delta: -187.8 MB). Peak memory consumption was 14.6 MB. Max. memory is 11.5 GB. * Boogie Preprocessor took 39.11 ms. Allocated memory is still 1.2 GB. Free memory is still 1.1 GB. There was no memory consumed. Max. memory is 11.5 GB. * RCFGBuilder took 547.39 ms. Allocated memory is still 1.2 GB. Free memory was 1.1 GB in the beginning and 1.1 GB in the end (delta: 47.6 MB). Peak memory consumption was 47.6 MB. Max. memory is 11.5 GB. * TraceAbstraction took 115938.96 ms. Allocated memory was 1.2 GB in the beginning and 5.4 GB in the end (delta: 4.2 GB). Free memory was 1.1 GB in the beginning and 1.3 GB in the end (delta: -228.2 MB). Peak memory consumption was 4.0 GB. Max. memory is 11.5 GB. * Witness Printer took 18829.66 ms. Allocated memory was 5.4 GB in the beginning and 5.4 GB in the end (delta: 19.4 MB). Free memory was 1.3 GB in the beginning and 4.7 GB in the end (delta: -3.4 GB). Peak memory consumption was 16.1 MB. Max. memory is 11.5 GB. * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction: - CounterExampleResult [Line: 13]: a call of __VERIFIER_error() is reachable a call of __VERIFIER_error() is reachable We found a FailurePath: [L18] int c ; [L19] int c_t ; [L20] int c_req_up ; [L21] int p_in ; [L22] int p_out ; [L23] int wl_st ; [L24] int c1_st ; [L25] int c2_st ; [L26] int wb_st ; [L27] int r_st ; [L28] int wl_i ; [L29] int c1_i ; [L30] int c2_i ; [L31] int wb_i ; [L32] int r_i ; [L33] int wl_pc ; [L34] int c1_pc ; [L35] int c2_pc ; [L36] int wb_pc ; [L37] int e_e ; [L38] int e_f ; [L39] int e_g ; [L40] int e_c ; [L41] int e_p_in ; [L42] int e_wl ; [L48] int d ; [L49] int data ; [L50] int processed ; [L51] static int t_b ; VAL [\old(c)=17, \old(c1_i)=4, \old(c1_pc)=29, \old(c1_st)=24, \old(c2_i)=14, \old(c2_pc)=28, \old(c2_st)=25, \old(c_req_up)=30, \old(c_t)=20, \old(d)=23, \old(data)=18, \old(e_c)=11, \old(e_e)=31, \old(e_f)=21, \old(e_g)=10, \old(e_p_in)=8, \old(e_wl)=13, \old(p_in)=15, \old(p_out)=9, \old(processed)=16, \old(r_i)=26, \old(r_st)=7, \old(t_b)=12, \old(wb_i)=5, \old(wb_pc)=19, \old(wb_st)=3, \old(wl_i)=27, \old(wl_pc)=22, \old(wl_st)=6, c=0, c1_i=0, c1_pc=0, c1_st=0, c2_i=0, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=0, e_e=0, e_f=0, e_g=0, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=0, wb_pc=0, wb_st=0, wl_i=0, wl_pc=0, wl_st=0] [L679] int __retres1 ; [L683] e_wl = 2 [L684] e_c = e_wl [L685] e_g = e_c [L686] e_f = e_g [L687] e_e = e_f [L688] wl_pc = 0 [L689] c1_pc = 0 [L690] c2_pc = 0 [L691] wb_pc = 0 [L692] wb_i = 1 [L693] c2_i = wb_i [L694] c1_i = c2_i [L695] wl_i = c1_i [L696] r_i = 0 [L697] c_req_up = 0 [L698] d = 0 [L699] c = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=0, \old(e_e)=0, \old(e_f)=0, \old(e_g)=0, \old(e_wl)=0, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L700] CALL start_simulation() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L390] int kernel_st ; [L393] kernel_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L394] COND FALSE !((int )c_req_up == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L405] COND TRUE (int )wl_i == 1 [L406] wl_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L410] COND TRUE (int )c1_i == 1 [L411] c1_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L415] COND TRUE (int )c2_i == 1 [L416] c2_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L420] COND TRUE (int )wb_i == 1 [L421] wb_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L425] COND FALSE !((int )r_i == 1) [L428] r_st = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L430] COND FALSE !((int )e_f == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L435] COND FALSE !((int )e_g == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L440] COND FALSE !((int )e_e == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L445] COND FALSE !((int )e_c == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L450] COND FALSE !((int )e_wl == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L455] COND FALSE !((int )wl_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L463] COND FALSE !((int )wl_pc == 2) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L473] COND FALSE !((int )c1_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L482] COND FALSE !((int )c2_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L491] COND FALSE !((int )wb_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L500] COND FALSE !((int )e_c == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L505] COND FALSE !((int )e_e == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L510] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L515] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L520] COND FALSE !((int )e_c == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L525] COND FALSE !((int )e_wl == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L531] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L534] kernel_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=1, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L535] CALL eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L276] int tmp ; [L277] int tmp___0 ; [L278] int tmp___1 ; [L279] int tmp___2 ; [L280] int tmp___3 ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L286] COND TRUE (int )wl_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=0] [L307] COND TRUE (int )wl_st == 0 [L309] tmp = __VERIFIER_nondet_int() [L311] COND TRUE \read(tmp) [L313] wl_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=1] [L314] CALL write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=1, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=1] [L53] int t ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=1, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=1] [L56] COND TRUE (int )wl_pc == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=1, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=0, wl_st=1] [L70] wl_st = 2 [L71] wl_pc = 1 [L72] e_wl = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=1, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L314] RET write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=0, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L322] COND TRUE (int )c1_st == 0 [L324] tmp___0 = __VERIFIER_nondet_int() [L326] COND TRUE \read(tmp___0) [L328] c1_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=1, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L329] CALL compute1() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=1, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L127] COND TRUE (int )c1_pc == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=1, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L138] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=0, c1_st=1, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L140] c1_st = 2 [L141] c1_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L329] RET compute1() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L337] COND TRUE (int )c2_st == 0 [L339] tmp___1 = __VERIFIER_nondet_int() [L341] COND TRUE \read(tmp___1) [L343] c2_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=1, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L344] CALL compute2() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=1, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L172] COND TRUE (int )c2_pc == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=1, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L183] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=0, c2_st=1, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L185] c2_st = 2 [L186] c2_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L344] RET compute2() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, wb_i=1, wb_pc=0, wb_st=0, wl_i=1, wl_pc=1, wl_st=2] [L352] COND TRUE (int )wb_st == 0 [L354] tmp___2 = __VERIFIER_nondet_int() [L356] COND TRUE \read(tmp___2) [L358] wb_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=0, wb_st=1, wl_i=1, wl_pc=1, wl_st=2] [L359] CALL write_back() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=1, wl_i=1, wl_pc=1, wl_st=2] [L217] COND TRUE (int )wb_pc == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=1, wl_i=1, wl_pc=1, wl_st=2] [L228] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=0, wb_st=1, wl_i=1, wl_pc=1, wl_st=2] [L230] wb_st = 2 [L231] wb_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L359] RET write_back() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L367] COND FALSE !((int )r_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L286] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L289] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L292] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L295] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L298] COND FALSE !((int )r_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L535] RET eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=1, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L537] kernel_st = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L538] COND FALSE !((int )c_req_up == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L549] kernel_st = 3 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L550] COND FALSE !((int )e_f == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L555] COND FALSE !((int )e_g == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L560] COND FALSE !((int )e_e == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L565] COND FALSE !((int )e_c == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=0, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L570] COND TRUE (int )e_wl == 0 [L571] e_wl = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L575] COND TRUE (int )wl_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=2] [L576] COND TRUE (int )e_wl == 1 [L577] wl_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L593] COND TRUE (int )c1_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L594] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L602] COND TRUE (int )c2_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L603] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L611] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L612] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L620] COND FALSE !((int )e_c == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L625] COND FALSE !((int )e_e == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L630] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L635] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L640] COND FALSE !((int )e_c == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=1, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L645] COND TRUE (int )e_wl == 1 [L646] e_wl = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L650] COND TRUE (int )wl_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L531] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L534] kernel_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=1, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L535] CALL eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L276] int tmp ; [L277] int tmp___0 ; [L278] int tmp___1 ; [L279] int tmp___2 ; [L280] int tmp___3 ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L286] COND TRUE (int )wl_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=0] [L307] COND TRUE (int )wl_st == 0 [L309] tmp = __VERIFIER_nondet_int() [L311] COND TRUE \read(tmp) [L313] wl_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L314] CALL write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L53] int t ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L56] COND FALSE !((int )wl_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L59] COND FALSE !((int )wl_pc == 2) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L62] COND TRUE (int )wl_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L77] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L79] t = d [L80] data = d [L81] processed = 0 [L82] e_f = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L83] COND TRUE (int )c1_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L84] COND TRUE (int )e_f == 1 [L85] c1_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L92] COND TRUE (int )c2_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L93] COND TRUE (int )e_f == 1 [L94] c2_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=1, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=1, wl_st=1] [L101] e_f = 2 [L102] wl_st = 2 [L103] wl_pc = 2 [L104] t_b = t VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=1, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L314] RET write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=0, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L322] COND TRUE (int )c1_st == 0 [L324] tmp___0 = __VERIFIER_nondet_int() [L326] COND TRUE \read(tmp___0) [L328] c1_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L329] CALL compute1() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L127] COND FALSE !((int )c1_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L130] COND TRUE (int )c1_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=0, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L145] COND TRUE ! processed [L146] data += 1 [L147] e_g = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L148] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L149] COND TRUE (int )e_g == 1 [L150] wb_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L157] e_g = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L138] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=1, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L140] c1_st = 2 [L141] c1_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=1, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L329] RET compute1() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=0, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L337] COND TRUE (int )c2_st == 0 [L339] tmp___1 = __VERIFIER_nondet_int() [L341] COND TRUE \read(tmp___1) [L343] c2_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L344] CALL compute2() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L172] COND FALSE !((int )c2_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L175] COND TRUE (int )c2_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=1, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L190] COND TRUE ! processed [L191] data += 1 [L192] e_g = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L193] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L194] COND TRUE (int )e_g == 1 [L195] wb_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=1, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L202] e_g = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L183] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=1, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L185] c2_st = 2 [L186] c2_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=1, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=1, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L344] RET compute2() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, wb_i=1, wb_pc=1, wb_st=0, wl_i=1, wl_pc=2, wl_st=2] [L352] COND TRUE (int )wb_st == 0 [L354] tmp___2 = __VERIFIER_nondet_int() [L356] COND TRUE \read(tmp___2) [L358] wb_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L359] CALL write_back() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L217] COND FALSE !((int )wb_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L220] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=0, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=0, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L235] c_t = data [L236] c_req_up = 1 [L237] processed = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L228] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=1, wl_i=1, wl_pc=2, wl_st=2] [L230] wb_st = 2 [L231] wb_pc = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=1, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L359] RET write_back() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L367] COND FALSE !((int )r_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L286] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L289] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L292] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L295] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L298] COND FALSE !((int )r_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=2, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=1, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___0=1, tmp___1=1, tmp___2=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L535] RET eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=1, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L537] kernel_st = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L538] COND TRUE (int )c_req_up == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=0, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L539] COND TRUE c != c_t [L540] c = c_t [L541] e_c = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=1, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L545] c_req_up = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L549] kernel_st = 3 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L550] COND FALSE !((int )e_f == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L555] COND FALSE !((int )e_g == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L560] COND FALSE !((int )e_e == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=0, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L565] COND TRUE (int )e_c == 0 [L566] e_c = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L570] COND FALSE !((int )e_wl == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L575] COND FALSE !((int )wl_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L583] COND TRUE (int )wl_pc == 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L584] COND FALSE !((int )e_e == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L593] COND TRUE (int )c1_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L594] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L602] COND TRUE (int )c2_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L603] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L611] COND TRUE (int )wb_pc == 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L612] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L620] COND TRUE (int )e_c == 1 [L621] r_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L625] COND FALSE !((int )e_e == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L630] COND FALSE !((int )e_f == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L635] COND FALSE !((int )e_g == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=1, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L640] COND TRUE (int )e_c == 1 [L641] e_c = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L645] COND FALSE !((int )e_wl == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L650] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L653] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L656] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L659] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L662] COND TRUE (int )r_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L531] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=3, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L534] kernel_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=0, \old(c1_st)=0, \old(c2_i)=0, \old(c2_pc)=0, \old(c2_st)=0, \old(c_req_up)=0, \old(c_t)=0, \old(d)=0, \old(data)=0, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=0, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=0, \old(wb_st)=0, \old(wl_i)=0, \old(wl_pc)=0, \old(wl_st)=0, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, kernel_st=1, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L535] CALL eval() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L276] int tmp ; [L277] int tmp___0 ; [L278] int tmp___1 ; [L279] int tmp___2 ; [L280] int tmp___3 ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L286] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L289] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L292] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L295] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L298] COND TRUE (int )r_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L307] COND FALSE !((int )wl_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L322] COND FALSE !((int )c1_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L337] COND FALSE !((int )c2_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L352] COND FALSE !((int )wb_st == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L367] COND TRUE (int )r_st == 0 [L369] tmp___3 = __VERIFIER_nondet_int() [L371] COND TRUE \read(tmp___3) [L373] r_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L374] CALL read() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=0, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L249] d = c [L250] e_e = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=1, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L251] COND FALSE !((int )wl_pc == 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=1, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L259] COND TRUE (int )wl_pc == 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=1, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=2] [L260] COND TRUE (int )e_e == 1 [L261] wl_st = 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=1, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=1, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L269] e_e = 2 [L270] r_st = 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=1, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L374] RET read() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L284] COND TRUE 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L286] COND TRUE (int )wl_st == 0 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=0] [L307] COND TRUE (int )wl_st == 0 [L309] tmp = __VERIFIER_nondet_int() [L311] COND TRUE \read(tmp) [L313] wl_st = 1 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=2, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, tmp=1, tmp___3=1, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L314] CALL write_loop() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L53] int t ; VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L56] COND FALSE !((int )wl_pc == 0) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L59] COND TRUE (int )wl_pc == 2 VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L108] t = t_b VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L109] COND FALSE !(d == t + 1) VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t=0, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L113] CALL error() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] [L13] __VERIFIER_error() VAL [\old(c)=0, \old(c1_i)=0, \old(c1_pc)=1, \old(c1_st)=2, \old(c2_i)=0, \old(c2_pc)=1, \old(c2_st)=2, \old(c_req_up)=0, \old(c_t)=2, \old(d)=0, \old(data)=2, \old(e_c)=2, \old(e_e)=2, \old(e_f)=2, \old(e_g)=2, \old(e_wl)=2, \old(processed)=1, \old(r_i)=0, \old(r_st)=0, \old(t_b)=0, \old(wb_i)=0, \old(wb_pc)=1, \old(wb_st)=2, \old(wl_i)=0, \old(wl_pc)=2, \old(wl_st)=1, c=2, c1_i=1, c1_pc=1, c1_st=2, c2_i=1, c2_pc=1, c2_st=2, c_req_up=0, c_t=2, d=2, data=2, e_c=2, e_e=2, e_f=2, e_g=2, e_p_in=0, e_wl=2, p_in=0, p_out=0, processed=1, r_i=0, r_st=2, t_b=0, wb_i=1, wb_pc=1, wb_st=2, wl_i=1, wl_pc=2, wl_st=1] - StatisticsResult: Ultimate Automizer benchmark data CFG has 11 procedures, 158 locations, 1 error locations. UNSAFE Result, 115.8s OverallTime, 40 OverallIterations, 6 TraceHistogramMax, 69.4s AutomataDifference, 0.0s DeadEndRemovalTime, 0.0s HoareAnnotationTime, HoareTripleCheckerStatistics: 9579 SDtfs, 17116 SDslu, 22425 SDs, 0 SdLazy, 16346 SolverSat, 1754 SolverUnsat, 0 SolverUnknown, 0 SolverNotchecked, 12.3s Time, PredicateUnifierStatistics: 14 DeclaredPredicates, 3671 GetRequests, 3206 SyntacticMatches, 24 SemanticMatches, 441 ConstructedPredicates, 0 IntricatePredicates, 0 DeprecatedPredicates, 5006 ImplicationChecksByTransitivity, 4.9s Time, 0.0s BasicInterpolantAutomatonTime, BiggestAbstraction: size=29632occurred in iteration=29, traceCheckStatistics: No data available, InterpolantConsolidationStatistics: No data available, PathInvariantsStatistics: No data available, 0/0 InterpolantCoveringCapability, TotalInterpolationStatistics: No data available, 2.1s AbstIntTime, 15 AbstIntIterations, 7 AbstIntStrong, 0.9918304905888496 AbsIntWeakeningRatio, 0.8501259445843828 AbsIntAvgWeakeningVarsNumRemoved, 29.444584382871536 AbsIntAvgWeakenedConjuncts, 0.0s DumpTime, AutomataMinimizationStatistics: 28.3s AutomataMinimizationTime, 39 MinimizatonAttempts, 11798 StatesRemovedByMinimization, 34 NontrivialMinimizations, HoareAnnotationStatistics: No data available, RefinementEngineStatistics: TraceCheckStatistics: 0.3s SsaConstructionTime, 0.8s SatisfiabilityAnalysisTime, 2.7s InterpolantComputationTime, 6045 NumberOfCodeBlocks, 6045 NumberOfCodeBlocksAsserted, 48 NumberOfCheckSat, 7044 ConstructedInterpolants, 0 QuantifiedInterpolants, 1827187 SizeOfPredicates, 16 NumberOfNonLiveVariables, 8614 ConjunctsInSsa, 54 ConjunctsInUnsatCore, 55 InterpolantComputations, 37 PerfectInterpolantSequences, 2344/2481 InterpolantCoveringCapability, InvariantSynthesisStatistics: No data available, InterpolantConsolidationStatistics: No data available, ReuseStatistics: No data available RESULT: Ultimate proved your program to be incorrect! Received shutdown request...